5秒后页面跳转
SN74AUP1G99DCTR PDF预览

SN74AUP1G99DCTR

更新时间: 2024-10-31 05:24:51
品牌 Logo 应用领域
德州仪器 - TI 触发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
19页 309K
描述
LOW-POWER ULTRA-CONFIGURABLE MULTIPLE-FUNCTION GATE WITH 3-STATE OUTPUTS

SN74AUP1G99DCTR 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:SM-8针数:8
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:0.85Is Samacsys:N
系列:AUP/ULP/VJESD-30 代码:R-PDSO-G8
JESD-609代码:e4长度:2.95 mm
负载电容(CL):30 pF逻辑集成电路类型:LOGIC CIRCUIT
最大I(ol):0.004 A湿度敏感等级:1
功能数量:1端子数量:8
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:LSSOP
封装等效代码:SSOP8,.16封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, LOW PROFILE, SHRINK PITCH包装方法:TR
峰值回流温度(摄氏度):260电源:1.2/3.3 V
Prop。Delay @ Nom-Sup:36.1 ns认证状态:Not Qualified
施密特触发器:YES座面最大高度:1.3 mm
子类别:Gates最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):0.8 V标称供电电压 (Vsup):1.1 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:2.8 mmBase Number Matches:1

SN74AUP1G99DCTR 数据手册

 浏览型号SN74AUP1G99DCTR的Datasheet PDF文件第2页浏览型号SN74AUP1G99DCTR的Datasheet PDF文件第3页浏览型号SN74AUP1G99DCTR的Datasheet PDF文件第4页浏览型号SN74AUP1G99DCTR的Datasheet PDF文件第5页浏览型号SN74AUP1G99DCTR的Datasheet PDF文件第6页浏览型号SN74AUP1G99DCTR的Datasheet PDF文件第7页 
ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈ ꢉꢉ  
ꢊꢋ ꢌꢍꢆ ꢋꢌ ꢎꢏ ꢅꢊꢐ ꢏꢄꢍꢑꢋ ꢁꢒ ꢓ ꢈꢅꢏ ꢄꢔꢊ ꢎ ꢕ ꢅꢊꢐ ꢓꢆ ꢊꢎ ꢍꢒꢅ ꢁꢑꢐ ꢓ ꢋꢁ ꢈ ꢄꢐꢎ  
ꢌ ꢓꢐ ꢖ ꢗ ꢍꢀꢐꢄꢐ ꢎ ꢋ ꢅꢐ ꢆꢅ ꢐꢀ  
SCES594A – JULY 2004 − REVISED OCTOBER 2004  
D
D
D
Available in the Texas Instruments  
NanoStarand NanoFreePackages  
Low Static-Power Consumption;  
D
Wide Operating V  
Range of 0.8 V to 3.6 V  
CC  
D
Optimized for 3.3-V Operation  
D
D
D
D
3.6-V I/O Tolerant to Support Mixed-Mode  
Signal Operation  
I
= 0.9-µA Max  
CC  
Low Dynamic-Power Consumption;  
= 5 pF Typ at 3.3 V  
t
= 7.4 ns Max at 3.3 V  
pd  
C
pd  
Suitable for Point-to-Point Applications  
D
Low Input Capacitance; C = 1.5 pF Typ  
i
Low Noise − Overshoot and Undershoot  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
D
<10% of V  
CC  
D
ESD Performance Tested Per JESD 22  
− 2000-V Human-Body Model  
(A114-B, Class II)  
− 200-V Machine Model (A115-A)  
− 1000-V Charged-Device Model (C101)  
D
D
D
Input-Disable Feature Allows Floating Input  
Conditions  
I
Supports Partial-Power-Down Mode  
off  
Operation  
Includes Schmitt-Trigger Inputs  
DCT OR DCU PACKAGE  
(TOP VIEW)  
YEP OR YZP PACKAGE  
(BOTTOM VIEW)  
C
D
Y
V
GND  
B
A
OE  
4
3
2
1
5
6
7
8
V
Y
D
C
1
2
3
4
8
7
6
5
OE  
A
B
CC  
CC  
GND  
description/ordering information  
The AUP family is TI’s premier solution to the industry’s low-power needs in battery-powered portable  
applications. This family ensures a very low static- and dynamic-power consumption across the entire V  
CC  
range of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity  
(see Figures 1 and 2).  
Switching Characteristics  
Static-Power Consumption  
Dynamic-Power Consumption  
(pF)  
100%  
at 25 MHz  
(µA)  
3.5  
3
100%  
80%  
60%  
80%  
2.5  
2
Input  
Output  
60%  
40%  
3.3-V  
3.3-V  
†  
Logic  
1.5  
1
Logic  
40%  
0.5  
0
20%  
0%  
20%  
0%  
AUP  
AUP  
−0.5  
10  
15 20  
Time − ns  
0
5
25  
35 40 45  
30  
Single, dual, and triple gates  
AUP1G08 data at C = 15 pF  
L
Figure 1. AUP − The Lowest-Power Family  
Figure 2. Excellent Signal Integrity  
The SN74AUP1G99 features configurable multiple functions with a 3-state output. This device has the  
input-disable feature, which allows floating input signals. The inputs and output are disabled when the  
output-enable (OE) input is high. When OE is low, the output state is determined by 16 patterns of 4-bit input.  
The user can choose the logic functions, such as MUX, AND, OR, NAND, NOR, XOR, XNOR, inverter, and  
buffer. All inputs can be connected to V  
or GND.  
CC  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
NanoStar and NanoFree are trademarks of Texas Instruments.  
ꢐꢤ  
Copyright 2004, Texas Instruments Incorporated  
ꢠ ꢤ ꢡ ꢠꢙ ꢚꢮ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74AUP1G99DCTR 替代型号

型号 品牌 替代类型 描述 数据表
SN74AUP1G99DCTT TI

类似代替

LOW-POWER ULTRA-CONFIGURABLE MULTIPLE-FUNCTION GATE WITH 3-STATE OUTPUTS

与SN74AUP1G99DCTR相关器件

型号 品牌 获取价格 描述 数据表
SN74AUP1G99DCTRE4 TI

获取价格

LOW-POWER ULTRA-CONFIGURABLE MULTIPLE-FUNCTION GATE WITH 3-STATE OUTPUTS
SN74AUP1G99DCTRG4 TI

获取价格

LOW-POWER ULTRA-CONFIGURABLE MULTIPLE-FUNCTION GATE WITH 3-STATE OUTPUTS
SN74AUP1G99DCTT TI

获取价格

LOW-POWER ULTRA-CONFIGURABLE MULTIPLE-FUNCTION GATE WITH 3-STATE OUTPUTS
SN74AUP1G99DCTTE4 TI

获取价格

LOW-POWER ULTRA-CONFIGURABLE MULTIPLE-FUNCTION GATE WITH 3-STATE OUTPUTS
SN74AUP1G99DCTTG4 TI

获取价格

LOW-POWER ULTRA-CONFIGURABLE MULTIPLE-FUNCTION GATE WITH 3-STATE OUTPUTS
SN74AUP1G99DCUR TI

获取价格

LOW-POWER ULTRA-CONFIGURABLE MULTIPLE-FUNCTION GATE WITH 3-STATE OUTPUTS
SN74AUP1G99DCURE4 TI

获取价格

LOW-POWER ULTRA-CONFIGURABLE MULTIPLE-FUNCTION GATE WITH 3-STATE OUTPUTS
SN74AUP1G99DCURG4 TI

获取价格

LOW-POWER ULTRA-CONFIGURABLE MULTIPLE-FUNCTION GATE WITH 3-STATE OUTPUTS
SN74AUP1G99DCUT TI

获取价格

LOW-POWER ULTRA-CONFIGURABLE MULTIPLE-FUNCTION GATE WITH 3-STATE OUTPUTS
SN74AUP1G99DCUTE4 TI

获取价格

LOW-POWER ULTRA-CONFIGURABLE MULTIPLE-FUNCTION GATE WITH 3-STATE OUTPUTS