5秒后页面跳转
捷配首页

Datasheet > SN74ALVCH16843DGGR
SN74ALVCH16843DGGR PDF预览

SN74ALVCH16843DGGR

更新时间： 2024-11-18 15:52:07
品牌 Logo 应用领域
德州仪器 - TI 驱动光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
8页 471K
描述
ALVC/VCX/A SERIES, DUAL 9-BIT DRIVER, TRUE OUTPUT, PDSO56, PLASTIC, TSSOP-56

阅读下载

中文翻译

获取价格

SN74ALVCH16843DGGR 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：TSSOP包装说明：TSSOP, SSOP56,.4
针数：56Reach Compliance Code：not_compliant
风险等级：5.63其他特性：WITH CLEAR AND PRESET
系列：ALVC/VCX/AJESD-30 代码：R-PDSO-G56
长度：14 mm逻辑集成电路类型：BUS DRIVER
最大I（ol）：0.024 A位数：9
功能数量：2端口数量：2
端子数量：56最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：TSSOP封装等效代码：SSOP56,.4
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法：TAPE AND REEL峰值回流温度（摄氏度）：NOT SPECIFIED
电源：3.3 V认证状态：Not Qualified
座面最大高度：1.2 mm子类别：FF/Latches
最大供电电压 (Vsup)：3.6 V最小供电电压 (Vsup)：1.65 V
标称供电电压 (Vsup)：1.8 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子形式：GULL WING端子节距：0.5 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：6.1 mmBase Number Matches：1

SN74ALVCH16843DGGR 数据手册

 浏览型号SN74ALVCH16843DGGR的Datasheet PDF文件第2页浏览型号SN74ALVCH16843DGGR的Datasheet PDF文件第3页浏览型号SN74ALVCH16843DGGR的Datasheet PDF文件第4页浏览型号SN74ALVCH16843DGGR的Datasheet PDF文件第5页浏览型号SN74ALVCH16843DGGR的Datasheet PDF文件第6页浏览型号SN74ALVCH16843DGGR的Datasheet PDF文件第7页 
SN74ALVCH16843  
18-BIT BUS-INTERFACE D-TYPE LATCH  
WITH 3-STATE OUTPUTS  
SCES044C – JULY 1995 – REVISED FEBRUARY 1999  
DGG OR DL PACKAGE  
(TOP VIEW)  
D
D
D
Member of the Texas Instruments  
Widebus Family  
EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
1CLR  
1OE  
1Q1  
GND  
1Q2  
1Q3  
1LE  
2
1PRE  
1D1  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
3
4
GND  
1D2  
5
D
Package Options Include Plastic 300-mil  
Shrink Small-Outline (DL) and Thin Shrink  
Small-Outline (DGG) Packages  
6
1D3  
7
V
V
CC  
CC  
8
1Q4  
1Q5  
1Q6  
GND  
1Q7  
1Q8  
1Q9  
2Q1  
2Q2  
2Q3  
GND  
2Q4  
2Q5  
2Q6  
1D4  
1D5  
1D6  
GND  
1D7  
1D8  
1D9  
2D1  
2D2  
2D3  
GND  
2D4  
2D5  
2D6  
9
description  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
This 18-bit bus-interface D-type latch is designed  
for 1.65-V to 3.6-V V operation.  
CC  
The SN74ALVCH16843 features 3-state outputs  
designed specifically for driving highly capacitive  
or relatively low-impedance loads. This device is  
particularly suitable for implementing buffer  
registers, unidirectional bus drivers, and working  
registers.  
This device can be used as two 9-bit latches or  
one 18-bit latch. The 18 latches are transparent  
D-type latches. The device has noninverting data  
(D) inputs and provides true data at its outputs.  
V
V
CC  
CC  
2Q7  
2Q8  
GND  
2Q9  
2OE  
2CLR  
2D7  
2D8  
GND  
2D9  
2PRE  
2LE  
A buffered output-enable (OE) input can be used  
to place the nine outputs in either a normal logic  
state (high or low logic levels) or the  
high-impedance state. The outputs also are in the  
high-impedance state during power-up and  
power-downconditions. Theoutputsremaininthe  
high-impedance state while the device is powered  
down. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The  
high-impedance state and increased drive provide the capability to drive bus lines without need for interface  
or pullup components.  
The output-enable (OE) input does not affect the internal operations of the latch. Previously stored data can be  
retained or new data can be entered while the outputs are in the high-impedance state.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.  
The SN74ALVCH16843 is characterized for operation from –40°C to 85°C.  
EPIC and Widebus are trademarks of Texas Instruments Incorporated.  
Copyright 1999, Texas Instruments Incorporated  
PRODUCT PREVIEW information concerns products in the formative or  
design phase of development. Characteristic data and other  
specifications are design goals. Texas Instruments reserves the right to  
change or discontinue these products without notice.  
3–407  
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
12345678

中文翻译

下载PDF

与SN74ALVCH16843DGGR相关器件

型号 品牌 获取价格 描述 数据表
SN74ALVCH16843DLR TI

获取价格

 		ALVC/VCX/A SERIES, DUAL 9-BIT DRIVER, TRUE OUTPUT, PDSO56, 0.300 INCH, PLASTIC, SSOP-56
SN74ALVCH16863 TI

获取价格

 		18-BIT TRANSCEIVER WITH 3-STATE OUTPUTS
SN74ALVCH16863_09 TI

获取价格

 		18-BIT TRANSCEIVER WITH 3-STATE OUTPUTS
SN74ALVCH16863DGG TI

获取价格

 		18-BIT TRANSCEIVER WITH 3-STATE OUTPUTS
SN74ALVCH16863DGGR ROCHESTER

获取价格

 		ALVC/VCX/A SERIES, DUAL 9-BIT TRANSCEIVER, TRUE OUTPUT, PDSO56, PLASTIC, TSSOP-56
SN74ALVCH16863DGGR TI

获取价格

 		18-BIT TRANSCEIVER WITH 3-STATE OUTPUTS
SN74ALVCH16863DL TI

获取价格

 		18-BIT TRANSCEIVER WITH 3-STATE OUTPUTS
SN74ALVCH16863DL ROCHESTER

获取价格

 		ALVC/VCX/A SERIES, DUAL 9-BIT TRANSCEIVER, TRUE OUTPUT, PDSO56, 0.300 INCH, PLASTIC, SSOP-
SN74ALVCH16863DLR TI

获取价格

 		18-Bit Transceiver With 3-State Outputs 56-SSOP -40 to 85
SN74ALVCH16863DLR ROCHESTER

获取价格

 		ALVC/VCX/A SERIES, DUAL 9-BIT TRANSCEIVER, TRUE OUTPUT, PDSO56, 0.300 INCH, PLASTIC, SSOP-

与SN74ALVCH16843DGGR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证