5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74ALVCH16863DL
SN74ALVCH16863DL PDF预览

SN74ALVCH16863DL

更新时间： 2024-11-19 23:09:43
品牌 Logo 应用领域
德州仪器 - TI 逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
8页 118K
描述
18-BIT TRANSCEIVER WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74ALVCH16863DL 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：SSOP
包装说明：SSOP, SSOP56,.4针数：56
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.51其他特性：WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION
控制类型：INDEPENDENT CONTROL计数方向：BIDIRECTIONAL
系列：ALVC/VCX/AJESD-30 代码：R-PDSO-G56
长度：18.415 mm逻辑集成电路类型：BUS TRANSCEIVER
最大I（ol）：0.024 A位数：9
功能数量：2端口数量：2
端子数量：56最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：SSOP封装等效代码：SSOP56,.4
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, SHRINK PITCH
峰值回流温度（摄氏度）：NOT SPECIFIED电源：3.3 V
Prop。Delay @ Nom-Sup：3.4 ns传播延迟（tpd）：4.1 ns
认证状态：Not Qualified座面最大高度：2.79 mm
子类别：Bus Driver/Transceivers最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：1.65 V标称供电电压 (Vsup)：1.8 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子形式：GULL WING
端子节距：0.635 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED翻译：N/A
宽度：7.5 mmBase Number Matches：1

SN74ALVCH16863DL 数据手册

 浏览型号SN74ALVCH16863DL的Datasheet PDF文件第2页浏览型号SN74ALVCH16863DL的Datasheet PDF文件第3页浏览型号SN74ALVCH16863DL的Datasheet PDF文件第4页浏览型号SN74ALVCH16863DL的Datasheet PDF文件第5页浏览型号SN74ALVCH16863DL的Datasheet PDF文件第6页浏览型号SN74ALVCH16863DL的Datasheet PDF文件第7页 
SN74ALVCH16863  
18-BIT TRANSCEIVER  
WITH 3-STATE OUTPUTS  
SCES060B – DECEMBER 1995 – REVISED FEBRUARY 1999  
DGG OR DL PACKAGE  
(TOP VIEW)  
Member of the Texas Instruments  
Widebus Family  
EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
1OEAB  
1B1  
1B2  
GND  
1B3  
1OEBA  
1A1  
1A2  
GND  
1A3  
1A4  
2
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
3
4
5
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
6
1B4  
7
V
V
CC  
CC  
8
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
1B5  
1B6  
1B7  
GND  
1B8  
1B9  
GND  
GND  
2B1  
2B2  
GND  
2B3  
2B4  
2B5  
1A5  
1A6  
1A7  
GND  
1A8  
1A9  
GND  
GND  
2A1  
2A2  
GND  
2A3  
2A4  
2A5  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
Package Options Include Plastic 300-mil  
Shrink Small-Outline (DL) and Thin Shrink  
Small-Outline (DGG) Packages  
description  
This 18-bit bus transceiver is designed for 1.65-V  
to 3.6-V V operation.  
CC  
The SN74ALVCH16863 is an 18-bit noninverting  
transceiver designed for synchronous  
communication between data buses. The  
control-function implementation minimizes  
external timing requirements.  
V
V
CC  
CC  
2B6  
2B7  
GND  
2B8  
2B9  
2OEAB  
2A6  
2A7  
GND  
2A8  
2A9  
The SN74ALVCH16863 can be used as two 9-bit  
transceivers or one 18-bit transceiver. They allow  
data transmission from the A bus to the B bus or  
fromtheBbustotheAbus, dependingonthelogic  
level at the output-enable (OEAB or OEBA)  
inputs.  
2OEBA  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.  
The SN74ALVCH16863 is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
(each 9-bit section)  
INPUTS  
OPERATION  
OEAB  
OEBA  
H
L
L
H
H
B data to A bus  
A data to B bus  
Isolation  
H
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC and Widebus are trademarks of Texas Instruments Incorporated.  
Copyright 1999, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
12345678

中文翻译

下载PDF

SN74ALVCH16863DL 替代型号

型号 品牌 替代类型 描述 数据表
SN74ALVCH16863DLR TI

完全替代

 18-Bit Transceiver With 3-State Outputs 56-SSOP -40 to 85
74ALVCH16863DLRG4 TI

功能相似

 ALVC/VCX/A SERIES, DUAL 9-BIT TRANSCEIVER, TRUE OUTPUT, PDSO56, 0.300 INCH, GREEN, PLASTIC

与SN74ALVCH16863DL相关器件

型号 品牌 获取价格 描述 数据表
SN74ALVCH16863DLR TI

获取价格

 		18-Bit Transceiver With 3-State Outputs 56-SSOP -40 to 85
SN74ALVCH16863DLR ROCHESTER

获取价格

 		ALVC/VCX/A SERIES, DUAL 9-BIT TRANSCEIVER, TRUE OUTPUT, PDSO56, 0.300 INCH, PLASTIC, SSOP-
SN74ALVCH16901 TI

获取价格

 		18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS
SN74ALVCH16901DGG TI

获取价格

 		18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS
SN74ALVCH16901DGGR TI

获取价格

 		18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS
SN74ALVCH16903 TI

获取价格

 		3.3-V 12-BIT UNIVERSAL BUS DRIVER WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS
SN74ALVCH16903_06 TI

获取价格

 		3.3-V 12-BIT UNIVERSAL BUS DRIVER WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS
SN74ALVCH16903DGG TI

获取价格

 		3.3-V 12-BIT UNIVERSAL BUS DRIVER WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS
SN74ALVCH16903DGGR TI

获取价格

 		3.3-V 12-BIT UNIVERSAL BUS DRIVER WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS
SN74ALVCH16903DGV TI

获取价格

 		3.3-V 12-BIT UNIVERSAL BUS DRIVER WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS

与SN74ALVCH16863DL相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证