5秒后页面跳转
SN74ALVCH16952DGGR PDF预览

SN74ALVCH16952DGGR

更新时间: 2024-11-06 13:02:55
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
11页 165K
描述
16-Bit Registered Transceiver With 3-State Outputs 56-TSSOP -40 to 85

SN74ALVCH16952DGGR 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP, TSSOP56,.3,20针数:56
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:1.09Is Samacsys:N
其他特性:WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION; WITH CLOCK ENABLE控制类型:INDEPENDENT CONTROL
计数方向:BIDIRECTIONAL系列:ALVC/VCX/A
JESD-30 代码:R-PDSO-G56JESD-609代码:e4
长度:14 mm逻辑集成电路类型:REGISTERED BUS TRANSCEIVER
最大I(ol):0.024 A湿度敏感等级:1
位数:8功能数量:2
端口数量:2端子数量:56
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP56,.3,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TR
峰值回流温度(摄氏度):260电源:3.3 V
最大电源电流(ICC):0.04 mAProp。Delay @ Nom-Sup:3.9 ns
传播延迟(tpd):4.6 ns认证状态:Not Qualified
施密特触发器:No座面最大高度:1.2 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
翻译:N/A触发器类型:POSITIVE EDGE
宽度:6.1 mmBase Number Matches:1

SN74ALVCH16952DGGR 数据手册

 浏览型号SN74ALVCH16952DGGR的Datasheet PDF文件第2页浏览型号SN74ALVCH16952DGGR的Datasheet PDF文件第3页浏览型号SN74ALVCH16952DGGR的Datasheet PDF文件第4页浏览型号SN74ALVCH16952DGGR的Datasheet PDF文件第5页浏览型号SN74ALVCH16952DGGR的Datasheet PDF文件第6页浏览型号SN74ALVCH16952DGGR的Datasheet PDF文件第7页 
SN74ALVCH16952  
16-BIT REGISTERED TRANSCEIVER  
WITH 3-STATE OUTPUTS  
SCES011D – JULY 1995 – REVISED FEBRUARY 1999  
DGG, DGV, OR DL PACKAGE  
(TOP VIEW)  
Member of the Texas Instruments  
Widebus Family  
EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
1OEAB  
1CLKAB  
1CLKENAB  
GND  
1OEBA  
1
56  
2
55 1CLKBA  
54 1CLKENBA  
53 GND  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
3
4
1A1  
5
52 1B1  
Latch-Up Performance Exceeds 500 mA Per  
JESD 17  
1A2  
6
51 1B2  
V
7
50  
V
CC  
CC  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
1A3  
1A4  
1A5  
GND  
1A6  
1A7  
1A8  
2A1  
2A2  
2A3  
GND  
2A4  
2A5  
2A6  
8
49 1B3  
48 1B4  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
1B5  
GND  
1B6  
1B7  
1B8  
2B1  
2B2  
2B3  
GND  
2B4  
2B5  
2B6  
Package Options Include Plastic 300-mil  
Shrink Small-Outline (DL), Thin Shrink  
Small-Outline (DGG), and Thin Very  
Small-Outline (DGV) Packages  
description  
This 16-bit registered transceiver is designed for  
1.65-V to 3.6-V V operation.  
CC  
The SN74ALVCH16952 contains two sets of  
D-type flip-flops for temporary storage of data  
flowing in either direction. This device can be used  
as two 8-bit transceivers or one 16-bit transceiver.  
Data on the A or B bus is stored in the registers on  
the low-to-high transition of the clock (CLKAB or  
CLKBA) input provided that the clock-enable  
(CLKENAB or CLKENBA) input is low. Taking the  
output-enable (OEAB or OEBA) input low  
accesses the data on either port.  
V
V
CC  
CC  
2A7  
2A8  
GND  
2B7  
2B8  
GND  
2CLKENBA  
2CLKBA  
2OEBA  
2CLKENAB  
2CLKAB  
2OEAB  
To ensure the high-impedance state during power  
up or power down, OE should be tied to V  
CC  
through a pullup resistor; the minimum value of  
the resistor is determined by the current-sinking  
capability of the driver.  
Active bus-hold circuitry is provided to hold  
unused or floating data inputs at a valid logic level.  
The SN74ALVCH16952 is characterized for  
operation from –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus and EPIC are trademarks of Texas Instruments Incorporated.  
Copyright 1999, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74ALVCH16952DGGR 替代型号

型号 品牌 替代类型 描述 数据表
SN74ALVCH16952DLR TI

完全替代

16-Bit Registered Transceiver With 3-State Outputs 56-SSOP -40 to 85
74ALVCH16952DLRG4 TI

完全替代

16-Bit Registered Transceiver With 3-State Outputs 56-SSOP -40 to 85
SN74ALVCH16952DL TI

完全替代

16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

与SN74ALVCH16952DGGR相关器件

型号 品牌 获取价格 描述 数据表
SN74ALVCH16952DGV TI

获取价格

16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS
SN74ALVCH16952DGVR ROCHESTER

获取价格

ALVC/VCX/A SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, GREEN, PLASTIC,
SN74ALVCH16952DGVR TI

获取价格

16-Bit Registered Transceiver With 3-State Outputs 56-TVSOP -40 to 85
SN74ALVCH16952DL TI

获取价格

16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS
SN74ALVCH16952DL ROCHESTER

获取价格

ALVC/VCX/A SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, 0.300 INCH, GRE
SN74ALVCH16952DLR ROCHESTER

获取价格

ALVC/VCX/A SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, 0.300 INCH, GRE
SN74ALVCH16952DLR TI

获取价格

16-Bit Registered Transceiver With 3-State Outputs 56-SSOP -40 to 85
SN74ALVCH16973 TI

获取价格

8-BIT BUS TRANSCEIVER AND TRANSPARENT D-TYPE LATCH WITH FOUR INDEPENDENT BUFFERS
SN74ALVCH16973DGGR TI

获取价格

8-BIT BUS TRANSCEIVER AND TRANSPARENT D-TYPE LATCH WITH FOUR INDEPENDENT BUFFERS
SN74ALVCH16973DGVR TI

获取价格

8-BIT BUS TRANSCEIVER AND TRANSPARENT D-TYPE LATCH WITH FOUR INDEPENDENT BUFFERS