ꢀꢁꢂ ꢃ ꢄ ꢅꢆ ꢇꢈ ꢉꢃ ꢊꢋ
ꢋ ꢌꢍꢎ ꢏꢐ ꢃ ꢌꢑꢒ ꢓꢏ ꢔꢁꢎ ꢆꢕ ꢓꢀꢄꢅ ꢍꢔꢀ ꢕꢖ ꢇꢗ ꢄ ꢁꢘ ꢕ ꢓ
ꢙ ꢎꢏ ꢗ ꢚ ꢌꢀꢏꢄꢏ ꢕ ꢒ ꢔꢏ ꢑ ꢔꢏꢀ
SCAS259A − NOVEMBER 1993 − REVISED JULY 1995
DGG OR DL PACKAGE
(TOP VIEW)
D EPIC (Enhanced-Performance Implanted
CMOS) Submicron Process
D Member of the Texas Instruments
1
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
PRE
SEL0
1A1
GND
1A2
CLK
SELEN
1B1
GND
1B2
Widebus+ Family
2
D UBE (Universal Bus Exchanger) Allows
3
Synchronous Data Exchange
4
D Designed to Facilitate Incident-Wave
Switching for Line Impedances of 50 Ω
or Greater
5
6
1A3
1B3
7
V
V
CC
CC
8
D Typical V
(Output Ground Bounce)
1A4
1A5
1A6
GND
1A7
1A8
1A9
2A1
2A2
2A3
GND
2A4
2A5
2A6
1B4
1B5
1B6
GND
1B7
1B8
1B9
2B1
2B2
2B3
GND
2B4
2B5
2B6
OLP
< 0.8 V at V
= 3.3 V, T = 25°C
9
CC
A
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
D Typical V
(Output V
Undershoot)
OHV
CC
OH
> 2 V at V
= 3.3 V, T = 25°C
A
D ESD Protection Exceeds 2000 V Per
MIL-STD-883C, Method 3015; Exceeds
200 V Using Machine Model
(C = 200 pF, R = 0)
D Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors
D Latch-Up Performance Exceeds 250 mA
Per JEDEC Standard JESD-17
D Package Options Include Plastic 300-mil
Shrink Small-Outline (DL) and Thin Shrink
Small-Outline (DGG) Packages
V
V
CC
CC
2A7
2A8
GND
2A9
SEL1
SEL2
2B7
2B8
GND
2B9
SEL4
SEL3
description
The SN74ALVC16409 allows synchronous data
exchange between four different buses.
Data flow is controlled by the select (SEL0−SEL4) inputs. A data-flow state is stored on the rising edge of the
clock (CLK) input if the select-enable (SELEN) input is low. Once a data-flow state has been established, data
is stored in the flip-flop on the rising edge of CLK if SELEN is high.
The data-flow control logic is designed to allow glitch-free data transmission.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVC16409 is available in TI’s shrink small-outline (DL) and thin shrink small-outline (DGG)
packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the
same printed-circuit-board area.
The SN74ALVC16409 is characterized for operation from −40°C to 85°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus+, EPIC, and UBE are trademarks of Texas Instruments Incorporated.
ꢑ
ꢑ
ꢓ
ꢒ
ꢫ
ꢛ
ꢦ
ꢔ
ꢇ
ꢤ
ꢏ
ꢥ
ꢎ
ꢟ
ꢒ
ꢝ
ꢁ
ꢞ
ꢛ
ꢄ
ꢏ
ꢄ
ꢜ
ꢝ
ꢧ
ꢞ
ꢟ
ꢥ
ꢠ
ꢡ
ꢢ
ꢢ
ꢣ
ꢣ
ꢜ
ꢜ
ꢟ
ꢟ
ꢝ
ꢝ
ꢜ
ꢤ
ꢤ
ꢨ
ꢥ
ꢦ
ꢠ
ꢠ
ꢧ
ꢧ
ꢝ
ꢣ
ꢢ
ꢡ
ꢤ
ꢤ
ꢟ
ꢞ
ꢨ
ꢏꢧ
ꢦ
ꢩ
ꢤ
ꢪ
ꢜ
ꢥ
ꢢ
ꢤ
ꢣ
ꢜ
ꢣ
ꢟ
ꢠ
ꢝ
ꢦ
ꢫ
ꢢ
ꢝ
ꢣ
ꢣ
ꢧ
ꢤ
ꢬ
Copyright 1995, Texas Instruments Incorporated
ꢠ
ꢟ
ꢥ
ꢣ
ꢟ
ꢠ
ꢡ
ꢣ
ꢟ
ꢤ
ꢨ
ꢜ
ꢞ
ꢜ
ꢥ
ꢧ
ꢠ
ꢣ
ꢭ
ꢣ
ꢧ
ꢠ
ꢟ
ꢞ
ꢮ
ꢢ
ꢎ
ꢝ
ꢡ
ꢧ
ꢤ
ꢣ
ꢢ
ꢝ
ꢫ
ꢢ
ꢠ
ꢫ
ꢯ
ꢢ
ꢣ ꢧ ꢤ ꢣꢜ ꢝꢱ ꢟꢞ ꢢ ꢪꢪ ꢨꢢ ꢠ ꢢ ꢡ ꢧ ꢣ ꢧ ꢠ ꢤ ꢬ
ꢠ
ꢠ
ꢢ
ꢝ
ꢣ
ꢰ
ꢬ
ꢑ
ꢠ
ꢟ
ꢫ
ꢦ
ꢥ
ꢣ
ꢜ
ꢟ
ꢝ
ꢨ
ꢠ
ꢟ
ꢥ
ꢧ
ꢤ
ꢤ
ꢜ
ꢝ
ꢱ
ꢫ
ꢟ
ꢧ
ꢤ
ꢝ
ꢟ
ꢣ
ꢝ
ꢧ
ꢥ
ꢧ
ꢤ
ꢤ
ꢢꢠ
ꢜ
ꢪ
ꢰ
ꢜ
ꢝ
ꢥ
ꢪ
ꢦ
ꢫ
ꢧ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443