5秒后页面跳转
SN74ALVC16501DLR PDF预览

SN74ALVC16501DLR

更新时间: 2024-09-16 13:13:47
品牌 Logo 应用领域
德州仪器 - TI 总线收发器输出元件
页数 文件大小 规格书
11页 196K
描述
18-Bit Universal Bus Transceiver With 3-State Outputs 56-SSOP -40 to 85

SN74ALVC16501DLR 技术参数

是否无铅:含铅是否Rohs认证:不符合
生命周期:Obsolete零件包装代码:SSOP
包装说明:0.300 INCH, PLASTIC, MO-118, SSOP-56针数:56
Reach Compliance Code:not_compliant风险等级:5.45
Is Samacsys:N其他特性:WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION
控制类型:INDEPENDENT CONTROL计数方向:BIDIRECTIONAL
系列:ALVC/VCX/AJESD-30 代码:R-PDSO-G56
长度:18.415 mm逻辑集成电路类型:REGISTERED BUS TRANSCEIVER
最大I(ol):0.024 A位数:18
功能数量:1端口数量:2
端子数量:56最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装等效代码:SSOP56,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3 V传播延迟(tpd):6.7 ns
认证状态:Not Qualified座面最大高度:2.79 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2.3 V标称供电电压 (Vsup):2.5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:0.635 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED翻译:N/A
触发器类型:POSITIVE EDGE宽度:7.5 mm
Base Number Matches:1

SN74ALVC16501DLR 数据手册

 浏览型号SN74ALVC16501DLR的Datasheet PDF文件第2页浏览型号SN74ALVC16501DLR的Datasheet PDF文件第3页浏览型号SN74ALVC16501DLR的Datasheet PDF文件第4页浏览型号SN74ALVC16501DLR的Datasheet PDF文件第5页浏览型号SN74ALVC16501DLR的Datasheet PDF文件第6页浏览型号SN74ALVC16501DLR的Datasheet PDF文件第7页 
ꢀꢁꢂ ꢃ ꢄ ꢅꢆ ꢇꢈ ꢉꢊ ꢋꢈ  
ꢈ ꢌ ꢍꢎꢏ ꢐ ꢑꢁꢏ ꢆꢒ ꢓꢀꢄꢅ ꢎꢑꢀ ꢐ ꢓꢄꢁ ꢀꢇ ꢒ ꢏꢆ ꢒ ꢓ  
ꢔ ꢏꢐ ꢕ ꢖ ꢍꢀꢐꢄꢐ ꢒ ꢗ ꢑꢐ ꢘꢑ ꢐꢀ  
SCAS261A − JANUARY 1993 − REVISED JULY 1995  
DGG OR DL PACKAGE  
(TOP VIEW)  
D EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
D Member of the Texas Instruments  
D UBT (Universal Bus Transceiver)  
Combines D-Type Latches and D-Type  
Flip-Flops for Operation in Transparent,  
Latched, or Clocked Mode  
OEAB  
LEAB  
A1  
GND  
A2  
A3  
GND  
CLKAB  
B1  
GND  
B2  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
WidebusFamily  
2
3
4
5
B3  
6
D ESD Protection Exceeds 2000 V Per  
MIL-STD-883C, Method 3015; Exceeds  
200 V Using Machine Model (C = 200 pF,  
R = 0)  
V
V
7
CC  
CC  
A4  
A5  
A6  
GND  
A7  
B4  
B5  
B6  
GND  
B7  
8
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
D Latch-Up Performance Exceeds 250 mA  
Per JEDEC Standard JESD-17  
D Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
A8  
A9  
B8  
B9  
A10  
A11  
A12  
GND  
A13  
A14  
A15  
B10  
B11  
B12  
GND  
B13  
B14  
B15  
D Package Options Include Plastic 300-mil  
Shrink Small-Outline (DL) and Thin Shrink  
Small-Outline (DGG) Packages  
description  
The SN74ALVC16501 18-bit universal bus  
transceiver is designed for low-voltage (3.3-V)  
V
V
CC  
CC  
A16 23  
A17 24  
34 B16  
V
operation; it is tested at 2.5-V, 2.7-V, and  
CC  
33 B17  
3.3-V V  
.
CC  
GND 25  
A18 26  
32 GND  
31 B18  
Data flow in each direction is controlled by  
output-enable (OEAB and OEBA), latch-enable  
(LEAB and LEBA), and clock (CLKAB and  
CLKBA) inputs. For A-to-B data flow, the device  
operates in the transparent mode when LEAB is  
high. When LEAB is low, the A data is latched if  
CLKAB is held at a high or low logic level. If LEAB  
is low, the A-bus data is stored in the latch/flip-flop  
on the low-to-high transition of CLKAB. When  
OEAB is high, the outputs are active. When OEAB  
is low, the outputs are in the high-impedance  
state.  
OEBA 27  
LEBA 28  
30 CLKBA  
29 GND  
Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are  
complementary (OEAB is active high and OEBA is active low).  
The SN74ALVC16501 is available in TI’s shrink small-outline (DL) and thin shrink small-outline (DGG)  
packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the  
same printed-circuit-board area.  
The SN74ALVC16501 is characterized for operation from 40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.  
ꢐꢥ  
Copyright 1995, Texas Instruments Incorporated  
ꢡ ꢥ ꢢ ꢡꢚ ꢛꢯ ꢝꢜ ꢠ ꢨꢨ ꢦꢠ ꢞ ꢠ ꢟ ꢥ ꢡ ꢥ ꢞ ꢢ ꢪ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  

SN74ALVC16501DLR 替代型号

型号 品牌 替代类型 描述 数据表
SN74ALVC16501DL TI

功能相似

18-Bit Universal Bus Transceiver With 3-State Outputs 56-SSOP -40 to 85
SN74ALVCH16501DL TI

功能相似

18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

与SN74ALVC16501DLR相关器件

型号 品牌 获取价格 描述 数据表
SN74ALVC16543DGG TI

获取价格

ALVC/VCX/A SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
SN74ALVC16543DGGR TI

获取价格

ALVC/VCX/A SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
SN74ALVC16543DLR TI

获取价格

ALVC/VCX/A SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
SN74ALVC16600DGG TI

获取价格

ALVC/VCX/A SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
SN74ALVC16600DL TI

获取价格

ALVC/VCX/A SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
SN74ALVC16600DLR TI

获取价格

ALVC/VCX/A SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
SN74ALVC16601DGGR TI

获取价格

ALVC/VCX/A SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
SN74ALVC16646DGG TI

获取价格

ALVC/VCX/A SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
SN74ALVC16646DGGR TI

获取价格

ALVC/VCX/A SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
SN74ALVC16646DL TI

获取价格

ALVC/VCX/A SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56