Datasheet > SN74ALVC16260DL

SN74ALVC16260DL

更新时间： 2024-11-22 02:58:31

品牌	Logo	应用领域
德州仪器 - TI		光电二极管输出元件逻辑集成电路
页数	文件大小	规格书
9页	159K
描述
12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

SN74ALVC16260DL 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Obsolete	零件包装代码：	SSOP
包装说明：	SSOP, SSOP56,.4	针数：	56
Reach Compliance Code：	not_compliant	HTS代码：	8542.39.00.01
风险等级：	5.72	系列：	ALVC/VCX/A
JESD-30 代码：	R-PDSO-G56	长度：	18.415 mm
逻辑集成电路类型：	MULTIPLEXER AND DEMUX/DECODER	功能数量：	12
端子数量：	56	最高工作温度：	85 °C
最低工作温度：	-40 °C	输出特性：	3-STATE
封装主体材料：	PLASTIC/EPOXY	封装代码：	SSOP
封装等效代码：	SSOP56,.4	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE, SHRINK PITCH	峰值回流温度（摄氏度）：	NOT SPECIFIED
电源：	3.3 V	认证状态：	Not Qualified
座面最大高度：	2.79 mm	子类别：	Other Logic ICs
最大供电电压 (Vsup)：	3.6 V	最小供电电压 (Vsup)：	2.3 V
标称供电电压 (Vsup)：	2.5 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子形式：	GULL WING	端子节距：	0.635 mm
端子位置：	DUAL	处于峰值回流温度下的最长时间：	NOT SPECIFIED
宽度：	7.5 mm

SN74ALVC16260DL 数据手册

ꢀꢁꢂ ꢃ ꢄ ꢅꢆ ꢇꢈ ꢉꢊ ꢉꢋ

ꢈ ꢊ ꢌꢍꢎ ꢏ ꢏ ꢐ ꢊ ꢃ ꢌꢍꢎ ꢏ ꢑ ꢒꢅꢏ ꢎꢓ ꢅꢔ ꢕꢔꢖ ꢖꢌꢏ ꢗꢓ ꢔ ꢅꢄꢏꢇ ꢘ

ꢙ ꢎꢏ ꢘ ꢚ ꢌꢀꢏꢄꢏ ꢔ ꢐ ꢒꢏ ꢓꢒ ꢏꢀ

SCAS252A − OCTOBER 1993 − REVISED JULY 1995

DGG OR DL PACKAGE

(TOP VIEW)

D EPIC  (Enhanced-Performance Implanted

CMOS) Submicron Process

D Member of the Texas Instruments

D ESD Protection Exceeds 2000 V Per

MIL-STD-883C, Method 3015; Exceeds

200 V Using Machine Model

OEA

LE1B

2B3

GND

2B2

OE2B

LEA2B

2B4

GND

2B5

Widebus Family

(C = 200 pF, R = 0)

2B1

2B6

D Latch-Up Performance Exceeds 250 mA

Per JEDEC Standard JESD-17

2B7

2B8

D Flow-Through Architecture Optimizes

PCB Layout

A3 10

47 2B9

GND

2B10

D Bus Hold on Data Inputs Eliminates

the Need for External Pullup/Pulldown

Resistors

A5 13

A6 14

44 2B11

43 2B12

42 1B12

41 1B11

40 1B10

39 GND

38 1B9

37 1B8

36 1B7

D Package Options Include Plastic Shrink

Small-Outline (DL) and Thin Shrink

Small-Outline (DGG) Packages

A7 15

A8 16

A9 17

GND 18

A10 19

A11 20

A12 21

description

The SN74ALVC16260 is a 12-bit to 24-bit

multiplexed D-type latch used in applications

where two separate data paths must be

multiplexed onto, or demultiplexed from, a single

data path. Typical applications include

multiplexing and/or demultiplexing address and

data information in microprocessor or bus-

interface applications. This device is also useful in

memory-interleaving applications.

1B1 23

1B2 24

GND 25

1B3 26

LE2B 27

SEL 28

34 1B6

33 1B5

32 GND

31 1B4

30 LEA1B

29 OE1B

Three 12-bit I/O ports (A1−A12, 1B1−1B12, and

2B1−2B12) are available for address and/or data

transfer. The output-enable (OE1B, OE2B, and

OEA) inputs control the bus transceiver functions.

The OE1B and OE2B control signals also allow

bank control in the A-to-B direction.

Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B,

LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the

latch is transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains

latched until the latch-enable input is returned high.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16260 is available in TI’s shrink small-outline (DL) and thin shrink small-outline (DGG)

packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the

same printed-circuit-board area.

The SN74ALVC16260 is characterized for operation from −40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

ꢓ

ꢛ

ꢐ

ꢫ

ꢖ

ꢦ

ꢒ

ꢇ

ꢤ

ꢏ

ꢥ

ꢎ

ꢟ

ꢐ

ꢝ

ꢁ

ꢞ

ꢖ

ꢄ

ꢏ

ꢄ

ꢜ

ꢝ

ꢧ

ꢞ

ꢟ

ꢥ

ꢠ

ꢡ

ꢢ

ꢣ

ꢜ

ꢟ

ꢝ

ꢜ

ꢤ

ꢨ

ꢥ

ꢦ

ꢠ

ꢧ

ꢝ

ꢣ

ꢢ

ꢡ

ꢤ

ꢟ

ꢞ

ꢨ

ꢏꢧ

ꢦ

ꢩ

ꢤ

ꢪ

ꢜ

ꢥ

ꢢ

ꢤ

ꢣ

ꢜ

ꢣ

ꢟ

ꢠ

ꢝ

ꢦ

ꢫ

ꢢ

ꢝ

ꢣ

ꢧ

ꢤ

ꢬ

ꢠ

ꢟ

ꢥ

ꢣ

ꢟ

ꢠ

ꢡ

ꢣ

ꢟ

ꢤ

ꢨ

ꢜ

ꢞ

ꢜ

ꢥ

ꢧ

ꢠ

ꢣ

ꢭ

ꢣ

ꢧ

ꢠ

ꢟ

ꢞ

ꢮ

ꢢ

ꢎ

ꢝ

ꢡ

ꢧ

ꢤ

ꢣ

ꢢ

ꢝ

ꢫ

ꢢ

ꢠ

ꢫ

ꢯ

ꢢ

ꢣ ꢧ ꢤ ꢣꢜ ꢝꢱ ꢟꢞ ꢢ ꢪꢪ ꢨꢢ ꢠ ꢢ ꢡ ꢧ ꢣ ꢧ ꢠ ꢤ ꢬ

ꢠ

ꢢ

ꢝ

ꢣ

ꢰ

ꢬ

ꢓ

ꢠ

ꢟ

ꢫ

ꢦ

ꢥ

ꢣ

ꢜ

ꢟ

ꢝ

ꢨ

ꢠ

ꢟ

ꢥ

ꢧ

ꢤ

ꢜ

ꢝ

ꢱ

ꢫ

ꢟ

ꢧ

ꢤ

ꢝ

ꢟ

ꢣ

ꢝ

ꢧ

ꢥ

ꢧ

ꢤ

ꢢ

ꢠ

ꢜ

ꢪ

ꢰ

ꢜ

ꢝ

ꢥ

ꢪ

ꢦ

ꢫ

ꢧ

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

^{POST OFFICE BOX 1443}• HOUSTON, TEXAS 77251−1443

12 3 4 5 6 7...9

中文翻译

下载PDF

与SN74ALVC16260DL相关器件

型号	品牌	获取价格	描述	数据表
SN74ALVC16260DLR	TI	获取价格	暂无描述
SN74ALVC16269	TI	获取价格	12-BIT TO 24-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74ALVC16269DGG	TI	获取价格	ALVC/VCX/A SERIES, 12-BIT EXCHANGER, TRUE OUTPUT, PDSO56, PLASTIC, TSSOP-56
SN74ALVC16269DGGR	ETC	获取价格	Bus Exchanger
SN74ALVC16269DL	TI	获取价格	12-BIT TO 24-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74ALVC16269DLR	TI	获取价格	12-Bit To 24-Bit Registered Bus Transceiver With 3-State Outputs SN74ALVC16269 56-SSOP -40
SN74ALVC16270	TI	获取价格	12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS
SN74ALVC16270DGGR	TI	获取价格	ALVC/VCX/A SERIES, 12-BIT EXCHANGER, TRUE OUTPUT, PDSO56, PLASTIC, TSSOP-56
SN74ALVC16270DL	TI	获取价格	12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS
SN74ALVC16270DLR	TI	获取价格	12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

与SN74ALVC16260DL相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

31
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

22
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

51
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

50

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74ALVC16260DL

SN74ALVC16260DL 技术参数

SN74ALVC16260DL 数据手册

与SN74ALVC16260DL相关器件

与SN74ALVC16260DL相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74ALVC16260DL

SN74ALVC16260DL 技术参数

SN74ALVC16260DL 数据手册

与SN74ALVC16260DL相关器件

与SN74ALVC16260DL相关文章

您还可以找

您在本页遇到什么问题？