5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN74ALVC16269
SN74ALVC16269 PDF预览

SN74ALVC16269

更新时间： 2024-11-25 12:22:31
品牌 Logo 应用领域
德州仪器 - TI 总线收发器输出元件
页数 文件大小 规格书
9页 164K
描述
12-BIT TO 24-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74ALVC16269 数据手册

 浏览型号SN74ALVC16269的Datasheet PDF文件第2页浏览型号SN74ALVC16269的Datasheet PDF文件第3页浏览型号SN74ALVC16269的Datasheet PDF文件第4页浏览型号SN74ALVC16269的Datasheet PDF文件第5页浏览型号SN74ALVC16269的Datasheet PDF文件第6页浏览型号SN74ALVC16269的Datasheet PDF文件第7页 
ꢀꢁꢂ ꢃ ꢄ ꢅꢆ ꢇꢈ ꢉꢊ ꢉꢋ  
ꢈ ꢊ ꢌꢍꢎ ꢏ ꢏ ꢐ ꢊ ꢃ ꢌꢍꢎ ꢏ ꢑꢒꢓ ꢎ ꢀꢏ ꢒꢑꢒꢔ ꢍꢕꢀ ꢏ ꢑꢄꢁ ꢀꢇ ꢒ ꢎꢆ ꢒ ꢑ  
ꢖ ꢎꢏ ꢗ ꢘ ꢌꢀꢏꢄꢏ ꢒ ꢐ ꢕꢏ ꢙꢕ ꢏꢀ  
SCAS417B − OCTOBER 1993 − REVISED JULY 1995  
DGG OR DL PACKAGE  
(TOP VIEW)  
D EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
D Member of the Texas Instruments  
D ESD Protection Exceeds 2000 V Per  
MIL-STD-883C, Method 3015; Exceeds  
200 V Using Machine Model  
OEA  
OEB1  
2B3  
GND  
2B2  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
OEB2  
CLKENA2  
2B4  
GND  
2B5  
WidebusFamily  
2
3
4
5
(C = 200 pF, R = 0)  
2B1  
6
2B6  
D Latch-Up Performance Exceeds 250 mA  
V
7
V
CC  
CC  
Per JEDEC Standard JESD-17  
A1  
A2  
A3  
GND  
A4  
A5  
A6  
A7  
A8  
8
2B7  
2B8  
2B9  
D Bus Hold on Data Inputs Eliminates  
the Need for External Pullup/Pulldown  
Resistors  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
GND  
2B10  
2B11  
2B12  
1B12  
1B11  
1B10  
GND  
1B9  
D Package Options Include Plastic Shrink  
Small-Outline (DL) and Thin Shrink  
Small-Outline (DGG) Packages  
description  
A9  
The SN74ALVC16269 is a 12-bit to 24-bit  
registered bus transceiver, which is intended  
for applications where two separate ports  
must be multiplexed onto, or demultiplexed  
from, a single port. The device is particularly  
suitable as an interface between synchronous  
DRAMs and high-speed microprocessors. The  
SN74ALVC16269 is designed specifically for  
GND  
A10  
A11  
A12  
1B8  
1B7  
V
V
CC  
CC  
1B1  
1B2  
GND  
1B3  
NC  
1B6  
1B5  
GND  
1B4  
CLKENA1  
CLK  
low-voltage (3.3-V) V  
2.5-V, 2.7-V, and 3.3-V V  
operation; it is tested at  
CC  
.
CC  
Data is stored in the internal B-port registers on  
the low-to-high transition of the clock (CLK) input  
when the appropriate clock-enable (CLKENA)  
inputs are low. Proper control of these inputs  
allows two sequential 12-bit words to be  
presented as a 24-bit word on the B port. For data  
SEL  
NC − No internal connection  
transfer in the B-to-A direction, a single storage register is provided. The select (SEL) line selects 1B or 2B data  
for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the  
period that the data is valid on the bus. The control terminals are registered so that all transactions are  
synchronous with CLK. Data flow is controlled by the active-low output enables (OEA, OEB1, OEB2).  
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.  
The SN74ALVC16269 is available in TI’s shrink small-outline (DL) and thin shrink small-outline (DGG)  
packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the  
same printed-circuit-board area.  
The SN74ALVC16269 is characterized for operation from −40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC and Widebus are trademarks of Texas Instruments Incorporated.  
ꢙ
ꢙ
ꢑ
ꢐ
ꢩ
ꢔ
ꢤ
ꢕ
ꢇ
ꢢ
ꢏ
ꢣ
ꢎ
ꢝ
ꢐ
ꢛ
ꢁ
ꢜ
ꢔ
ꢄ
ꢏ
ꢄ
ꢚ
ꢛ
ꢥ
ꢜ
ꢝ
ꢣ
ꢞ
ꢟ
ꢠ
ꢠ
ꢡ
ꢡ
ꢚ
ꢚ
ꢝ
ꢝ
ꢛ
ꢛ
ꢚ
ꢢ
ꢢ
ꢦ
ꢣ
ꢤ
ꢞ
ꢞ
ꢥ
ꢥ
ꢛ
ꢡ
ꢠ
ꢟ
ꢢ
ꢢ
ꢝ
ꢜ
ꢦ
ꢏꢥ  
ꢤ
ꢧ
ꢢ
ꢨ
ꢚ
ꢣ
ꢠ
ꢢ
ꢡ
ꢚ
ꢡ
ꢝ
ꢞ
ꢛ
ꢤ
ꢩ
ꢠ
ꢛ
ꢡ
ꢡ
ꢥ
ꢢ
ꢪ
Copyright 1995, Texas Instruments Incorporated  
ꢞ
ꢝ
ꢣ
ꢡ
ꢝ
ꢞ
ꢟ
ꢡ
ꢝ
ꢢ
ꢦ
ꢚ
ꢜ
ꢚ
ꢣ
ꢥ
ꢞ
ꢡ
ꢫ
ꢡ
ꢥ
ꢞ
ꢝ
ꢜ
ꢬ
ꢠ
ꢎ
ꢛ
ꢟ
ꢥ
ꢢ
ꢡ
ꢠ
ꢛ
ꢩ
ꢠ
ꢞ
ꢩ
ꢭ
ꢠ
ꢡ ꢥ ꢢ ꢡꢚ ꢛꢯ ꢝꢜ ꢠ ꢨꢨ ꢦꢠ ꢞ ꢠ ꢟ ꢥ ꢡ ꢥ ꢞ ꢢ ꢪ  
ꢞ
ꢞ
ꢠ
ꢛ
ꢡ
ꢮ
ꢪ
ꢙ
ꢞ
ꢝ
ꢩ
ꢤ
ꢣ
ꢡ
ꢚ
ꢝ
ꢛ
ꢦ
ꢞ
ꢝ
ꢣ
ꢥ
ꢢ
ꢢ
ꢚ
ꢛ
ꢯ
ꢩ
ꢝ
ꢥ
ꢢ
ꢛ
ꢝ
ꢡ
ꢛ
ꢥ
ꢣꢥ  
ꢢ
ꢢ
ꢠ
ꢞ
ꢚ
ꢨ
ꢮ
ꢚ
ꢛ
ꢣ
ꢨ
ꢤ
ꢩ
ꢥ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443  
1234567...9

中文翻译

下载PDF

SN74ALVC16269 替代型号

型号 品牌 替代类型 描述 数据表
SN74ALVCH16269 TI

功能相似

 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

与SN74ALVC16269相关器件

型号 品牌 获取价格 描述 数据表
SN74ALVC16269DGG TI

获取价格

 		ALVC/VCX/A SERIES, 12-BIT EXCHANGER, TRUE OUTPUT, PDSO56, PLASTIC, TSSOP-56
SN74ALVC16269DGGR ETC

获取价格

 		Bus Exchanger
SN74ALVC16269DL TI

获取价格

 		12-BIT TO 24-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74ALVC16269DLR TI

获取价格

 		12-Bit To 24-Bit Registered Bus Transceiver With 3-State Outputs SN74ALVC16269 56-SSOP -40
SN74ALVC16270 TI

获取价格

 		12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS
SN74ALVC16270DGGR TI

获取价格

 		ALVC/VCX/A SERIES, 12-BIT EXCHANGER, TRUE OUTPUT, PDSO56, PLASTIC, TSSOP-56
SN74ALVC16270DL TI

获取价格

 		12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS
SN74ALVC16270DLR TI

获取价格

 		12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS
SN74ALVC16271DGG TI

获取价格

 		ALVC/VCX/A SERIES, 12-BIT EXCHANGER, TRUE OUTPUT, PDSO56
SN74ALVC16271DGGR TI

获取价格

 		ALVC/VCX/A SERIES, 12-BIT EXCHANGER, TRUE OUTPUT, PDSO56

与SN74ALVC16269相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证