5秒后页面跳转
捷配首页

Datasheet > SN74ALVC162831DBBR
SN74ALVC162831DBBR PDF预览

SN74ALVC162831DBBR

更新时间： 2024-11-18 20:00:23
品牌 Logo 应用领域
德州仪器 - TI 驱动光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
11页 286K
描述
ALVC/VCX/A SERIES, 9-BIT DRIVER, TRUE OUTPUT, PDSO80, GREEN, PLASTIC, TSSOP-80

阅读下载

中文翻译

获取价格

SN74ALVC162831DBBR 技术参数

是否Rohs认证： 符合生命周期：Obsolete
零件包装代码：TSSOP包装说明：TSSOP, TSSOP80,.3,16
针数：80Reach Compliance Code：unknown
HTS代码：8542.39.00.01风险等级：5.72
系列：ALVC/VCX/AJESD-30 代码：R-PDSO-G80
长度：17 mm逻辑集成电路类型：BUS DRIVER
位数：9功能数量：1
端口数量：2端子数量：80
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE WITH SERIES RESISTOR输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装等效代码：TSSOP80,.3,16封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度（摄氏度）：NOT SPECIFIED
电源：3.3 V传播延迟（tpd）：5.3 ns
认证状态：Not Qualified座面最大高度：1.2 mm
子类别：Other Logic ICs最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：1.65 V标称供电电压 (Vsup)：1.8 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子形式：GULL WING
端子节距：0.4 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：6.1 mm
Base Number Matches：1

SN74ALVC162831DBBR 数据手册

 浏览型号SN74ALVC162831DBBR的Datasheet PDF文件第2页浏览型号SN74ALVC162831DBBR的Datasheet PDF文件第3页浏览型号SN74ALVC162831DBBR的Datasheet PDF文件第4页浏览型号SN74ALVC162831DBBR的Datasheet PDF文件第5页浏览型号SN74ALVC162831DBBR的Datasheet PDF文件第6页浏览型号SN74ALVC162831DBBR的Datasheet PDF文件第7页 
SN74ALVC162831  
1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCAS605D–APRIL 1998–REVISED OCTOBER 2004  
FEATURES  
DBB PACKAGE  
(TOP VIEW)  
•
Member of the Texas Instruments Widebus™  
Family  
4Y1  
3Y1  
GND  
2Y1  
1Y1  
1
80  
79  
78  
77  
76  
75  
74  
73  
72  
71  
70  
69  
68  
67  
66  
65  
64  
63  
62  
61  
60  
59  
58  
57  
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
1Y2  
2Y2  
GND  
3Y2  
4Y2  
•
•
•
•
Operates From 1.65 V to 3.6 V  
Max tpd of 4.3 ns at 3.3 V  
2
3
±12-mA Output Drive at 3.3 V  
4
Output Ports Have Equivalent 26-Ω Series  
Resistors, So No External Resistors Are  
Required  
5
6
V
CC  
V
CC  
NC  
A1  
GND  
NC  
7
1Y3  
2Y3  
GND  
3Y3  
4Y3  
GND  
1Y4  
2Y4  
•
•
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
8
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
A2  
GND  
NC  
– 1000-V Charged-Device Model (C101)  
A3  
V
CC  
V
CC  
DESCRIPTION/ORDERING INFORMATION  
NC  
A4  
3Y4  
4Y4  
GND  
1Y5  
2Y5  
3Y5  
4Y5  
GND  
1Y6  
2Y6  
This 1-bit to 4-bit address register/driver is designed  
for 1.65-V to 3.6-V VCC operation.  
GND  
CLK  
OE1  
OE2  
SEL  
GND  
A5  
The device is ideal for use in applications in which a  
single address bus is driving four separate memory  
locations. The SN74ALVC162831 can be used as a  
buffer or a register, depending on the logic level of  
the select (SEL) input.  
When SEL is logic high, the device is in the buffer  
mode. The outputs follow the inputs and are  
controlled by the two output-enable (OE) inputs. Each  
OE controls two groups of nine outputs.  
A6  
V
CC  
V
CC  
A7  
NC  
3Y6  
4Y6  
GND  
1Y7  
2Y7  
GND  
3Y7  
4Y7  
When SEL is logic low, the device is in the register  
mode. The register is an edge-triggered D-type  
flip-flop. On the positive transition of the clock (CLK)  
input, data set up at the A inputs is stored in the  
internal registers. OE controls operate the same as in  
buffer mode.  
GND  
A8  
NC  
GND  
A9  
NC  
When OE is logic low, the outputs are in a normal  
logic state (high or low logic level). When OE is logic  
high, the outputs are in the high-impedance state.  
V
CC  
V
CC  
4Y9  
3Y9  
GND  
2Y9  
1Y9  
1Y8  
2Y8  
GND  
3Y8  
4Y8  
SEL and OE do not affect the internal operation of  
the flip-flops. Old data can be retained or new data  
can be entered while the outputs are in the  
high-impedance state.  
The outputs, which are designed to sink up to 12 mA,  
include equivalent 26-Ω resistors to reduce overshoot  
and undershoot.  
NC − No internal connection  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1998–2004, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...11

中文翻译

下载PDF

SN74ALVC162831DBBR 替代型号

型号 品牌 替代类型 描述 数据表
SN74ALVCH162831GR TI

类似代替

 ALVC/VCX/A SERIES, 9-BIT DRIVER, TRUE OUTPUT, PDSO80, GREEN, PLASTIC, TSSOP-80

与SN74ALVC162831DBBR相关器件

型号 品牌 获取价格 描述 数据表
SN74ALVC162834 TI

获取价格

 		18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74ALVC162834DGG TI

获取价格

 		18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74ALVC162834DGV TI

获取价格

 		18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74ALVC162834DGVR TI

获取价格

 		暂无描述
SN74ALVC162834DL TI

获取价格

 		18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74ALVC162834DLR TI

获取价格

 		ALVC/VCX/A SERIES, 18-BIT DRIVER, TRUE OUTPUT, PDSO56, PLASTIC, SSOP-56
SN74ALVC162835 TI

获取价格

 		18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74ALVC162835_06 TI

获取价格

 		18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74ALVC162835DGG TI

获取价格

 		18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74ALVC162835DGGR TI

获取价格

 		18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

与SN74ALVC162831DBBR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证