SN74ALVC162836
20-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS
www.ti.com
SCES129E–MARCH 1998–REVISED OCTOBER 2004
FEATURES
DGG, DGV, OR DL PACKAGE
(TOP VIEW)
•
Member of the Texas Instruments Widebus™
Family
1
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
OE
Y1
CLK
A1
•
•
•
•
Operates From 1.65 V to 3.6 V
Max tpd of 4 ns at 3.3 V
2
3
Y2
A2
±12-mA Output Drive at 3.3 V
4
GND
Y3
GND
A3
Output Port Has Equivalent 26-Ω Series
Resistors, So No External Resistors Are
Required
5
6
Y4
A4
7
V
CC
V
CC
8
•
•
•
Designed to Comply With JEDEC 168-Pin and
200-Pin SDRAM Buffered DIMM Specification
Y5
Y6
A5
A6
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
Y7
GND
Y8
A7
GND
A8
Latch-Up Performance Exceeds 250 mA Per
JESD 17
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
Y9
A9
Y10
Y11
Y12
Y13
GND
Y14
Y15
Y16
A10
A11
A12
A13
GND
A14
A15
A16
– 1000-V Charged-Device Model (C101)
DESCRIPTION/ORDERING INFORMATION
This 20-bit universal bus driver is designed for 1.65-V
to 3.6-V VCC operation.
Data flow from
A to Y is controlled by the
V
CC
V
CC
output-enable (OE) input. The device operates in the
transparent mode when the latch-enable (LE) input is
low. When LE is high, the A data is latched if the
clock (CLK) input is held at a high or low logic level. If
LE is high, the A data is stored in the latch/flip-flop on
the low-to-high transition of CLK. When OE is high,
the outputs are in the high-impedance state.
Y17
Y18
GND
Y19
Y20
NC
A17
A18
GND
A19
A20
LE
The output port includes equivalent 26-Ω series
NC − No internal connection
resistors to reduce overshoot and undershoot.
To ensure the high-impedance state during power up
or power down, OE should be tied to VCC through a
pullup resistor; the minimum value of the resistor is
determined by the current-sinking capability of the
driver.
ORDERING INFORMATION
TA
PACKAGE(1)
ORDERABLE PART NUMBER
TOP-SIDE MARKING
Tube
SN74ALVC162836DL
SSOP - DL
ALVC162836
Tape and reel
Tape and reel
Tape and reel
SN74ALVC162836DLR
SN74ALVC162836DGGR
SN74ALVC162836DGVR
-40°C to 85°C
TSSOP - DGG
TVSOP - DGV
ALVC162836
VC2836
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus is a trademark of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Copyright © 1998–2004, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.