5秒后页面跳转
SN74ALVC162834DGVR PDF预览

SN74ALVC162834DGVR

更新时间: 2024-09-16 13:13:47
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器输出元件
页数 文件大小 规格书
10页 137K
描述
暂无描述

SN74ALVC162834DGVR 数据手册

 浏览型号SN74ALVC162834DGVR的Datasheet PDF文件第2页浏览型号SN74ALVC162834DGVR的Datasheet PDF文件第3页浏览型号SN74ALVC162834DGVR的Datasheet PDF文件第4页浏览型号SN74ALVC162834DGVR的Datasheet PDF文件第5页浏览型号SN74ALVC162834DGVR的Datasheet PDF文件第6页浏览型号SN74ALVC162834DGVR的Datasheet PDF文件第7页 
SN74ALVC162834  
18-BIT UNIVERSAL BUS DRIVER  
WITH 3-STATE OUTPUTS  
SCES172A – DECEMBER 1998 – REVISED FEBRUARY 1999  
DGG, DGV, OR DL PACKAGE  
(TOP VIEW)  
Member of the Texas Instruments  
Widebus Family  
EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
NC  
NC  
Y1  
GND  
Y2  
Y3  
GND  
NC  
A1  
GND  
A2  
A3  
2
Outputs Have Equivalent 26-Series  
Resistors, So No External Resistors Are  
Required  
3
4
5
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
6
7
V
V
CC  
Y4  
CC  
8
A4  
A5  
A6  
GND  
A7  
9
Y5  
Y6  
GND  
Y7  
Y8  
Y9  
Y10  
Y11  
Y12  
GND  
Y13  
Y14  
Y15  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
Package Options Include Plastic Shrink  
Small-Outline (DL), Thin Shrink  
Small-Outline (DGG), and Thin Very  
Small-Outline (DGV) Packages  
A8  
A9  
A10  
A11  
A12  
GND  
A13  
A14  
A15  
description  
This 18-bit universal bus driver is designed for  
1.65-V to 3.6-V V operation.  
CC  
Data flow from A to Y is controlled by the  
output-enable (OE) input. The device operates in  
the transparent mode when the latch-enable (LE)  
inputislow. TheAdataislatchediftheclock(CLK)  
input is held at a high or low logic level. If LE is  
high, the A data is stored in the latch/flip-flop on  
the low-to-high transition of CLK. When OE is  
high, the outputs are in the high-impedance state.  
V
V
CC  
CC  
Y16  
Y17  
GND  
Y18  
OE  
A16  
A17  
GND  
A18  
CLK  
GND  
LE  
To ensure the high-impedance state during power  
up or power down, OE should be tied to V  
CC  
NC – No internal connection  
through a pullup resistor; the minimum value of  
the resistor is determined by the current-sinking  
capability of the driver.  
The outputs, which are designed to sink up to 12 mA, include equivalent 26-resistors to reduce overshoot  
and undershoot.  
The SN74ALVC162834 is characterized for operation from –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC and Widebus are trademarks of Texas Instruments Incorporated.  
Copyright 1999, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74ALVC162834DGVR相关器件

型号 品牌 获取价格 描述 数据表
SN74ALVC162834DL TI

获取价格

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74ALVC162834DLR TI

获取价格

ALVC/VCX/A SERIES, 18-BIT DRIVER, TRUE OUTPUT, PDSO56, PLASTIC, SSOP-56
SN74ALVC162835 TI

获取价格

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74ALVC162835_06 TI

获取价格

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74ALVC162835DGG TI

获取价格

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74ALVC162835DGGR TI

获取价格

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74ALVC162835DGV TI

获取价格

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74ALVC162835DGVR TI

获取价格

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74ALVC162835DL TI

获取价格

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74ALVC162835DLR TI

获取价格

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS