5秒后页面跳转
SN74ALVC10PWRE4 PDF预览

SN74ALVC10PWRE4

更新时间: 2024-11-18 15:52:07
品牌 Logo 应用领域
德州仪器 - TI 输入元件光电二极管逻辑集成电路触发器
页数 文件大小 规格书
15页 644K
描述
ALVC/VCX/A SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14, GREEN, PLASTIC, TSSOP-14

SN74ALVC10PWRE4 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP, TSSOP14,.25针数:14
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.51Is Samacsys:N
系列:ALVC/VCX/AJESD-30 代码:R-PDSO-G14
JESD-609代码:e4长度:5 mm
负载电容(CL):50 pF逻辑集成电路类型:NAND GATE
最大I(ol):0.024 A湿度敏感等级:1
功能数量:3输入次数:3
端子数量:14最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP14,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TR峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:3 ns
传播延迟(tpd):4.8 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:1.2 mm
子类别:Gates最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:4.4 mmBase Number Matches:1

SN74ALVC10PWRE4 数据手册

 浏览型号SN74ALVC10PWRE4的Datasheet PDF文件第2页浏览型号SN74ALVC10PWRE4的Datasheet PDF文件第3页浏览型号SN74ALVC10PWRE4的Datasheet PDF文件第4页浏览型号SN74ALVC10PWRE4的Datasheet PDF文件第5页浏览型号SN74ALVC10PWRE4的Datasheet PDF文件第6页浏览型号SN74ALVC10PWRE4的Datasheet PDF文件第7页 
SN74ALVC10  
TRIPLE 3-INPUT POSITIVE-NAND GATE  
www.ti.com  
SCES106HJULY 1997REVISED OCTOBER 2004  
FEATURES  
D, DGV, NS, OR PW PACKAGE  
(TOP VIEW)  
Operates From 1.65 V to 3.6 V  
Max tpd of 3 ns at 3.3 V  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
1A  
1B  
V
CC  
±24-mA Output Drive at 3.3 V  
1C  
1Y  
3C  
3B  
3A  
3Y  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
2A  
2B  
2C  
2Y  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
8
GND  
– 1000-V Charged-Device Model (C101)  
DESCRIPTION/ORDERING INFORMATION  
This triple 3-input positive-NAND gate is designed for 1.65-V to 3.6-V VCC operation.  
The SN74ALVC10 performs the Boolean function Y = A B C or Y = A + B + C in positive logic.  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
SN74ALVC10D  
TOP-SIDE MARKING  
Tube  
SOIC - D  
ALVC10  
Tape and reel  
SN74ALVC10DR  
-40°C to 85°C  
SOP - NS  
Tape and reel  
Tape and reel  
Tape and reel  
SN74ALVC10NSR  
ALVC10  
VA10  
TSSOP - PW  
TVSOP - DGV  
SN74ALVC10PWR  
SN74ALVC10DGVR  
VA10  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
FUNCTION TABLE  
(each gate)  
INPUTS  
OUTPUT  
Y
A
H
L
B
H
X
L
C
H
X
X
L
L
H
H
H
X
X
X
LOGIC DIAGRAM, EACH GATE (POSITIVE LOGIC)  
A
Y
B
C
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1997–2004, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

SN74ALVC10PWRE4 替代型号

型号 品牌 替代类型 描述 数据表
SN74ALVC10PWR TI

类似代替

Triple 3-Input Positive-NAND Gate 14-TSSOP -40 to 85

与SN74ALVC10PWRE4相关器件

型号 品牌 获取价格 描述 数据表
SN74ALVC125 TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74ALVC125_15 TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74ALVC125D TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74ALVC125DE4 TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74ALVC125DG4 TI

获取价格

Quadruple Bus Buffer Gates With 3-State Outputs 14-SOIC -40 to 85
SN74ALVC125DGV TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74ALVC125DGVR TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74ALVC125DGVRE4 TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74ALVC125DGVRG4 TI

获取价格

ALVC/VCX/A SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, GREEN, PLASTIC, TVSOP-14
SN74ALVC125DR TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS