5秒后页面跳转
SN74ALVC126PW PDF预览

SN74ALVC126PW

更新时间: 2024-11-17 22:34:31
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
8页 111K
描述
QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SN74ALVC126PW 数据手册

 浏览型号SN74ALVC126PW的Datasheet PDF文件第2页浏览型号SN74ALVC126PW的Datasheet PDF文件第3页浏览型号SN74ALVC126PW的Datasheet PDF文件第4页浏览型号SN74ALVC126PW的Datasheet PDF文件第5页浏览型号SN74ALVC126PW的Datasheet PDF文件第6页浏览型号SN74ALVC126PW的Datasheet PDF文件第7页 
SN74ALVC126  
QUADRUPLE BUS BUFFER GATE  
WITH 3-STATE OUTPUTS  
SCES111E – JULY 1997 – REVISED FEBRUARY 1999  
D, DGV, OR PW PACKAGE  
(TOP VIEW)  
EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
1OE  
1A  
V
CC  
4OE  
4A  
1
2
3
4
5
6
7
14  
13  
12  
11  
1Y  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
2OE  
2A  
4Y  
10 3OE  
Package Options Include Plastic  
Small-Outline (D), Thin Very Small-Outline  
(DGV), and Thin Shrink Small-Outline (PW)  
Packages  
2Y  
9
8
3A  
3Y  
GND  
description  
This quadruple bus buffer gate is designed for 1.65-V to 3.6-V V  
operation.  
CC  
The SN74ALVC126 features independent line drivers with 3-state outputs. Each output is disabled when the  
associated output-enable (OE) input is low.  
To ensure the high-impedance state during power up or power down, OE should be tied to GND through a  
pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of  
the driver.  
The SN74ALVC126 is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
(each buffer)  
INPUTS  
OUTPUT  
Y
OE  
A
H
L
H
H
L
H
L
X
Z
logic symbol  
1
1
1OE  
1A  
EN  
3
6
1Y  
2Y  
3Y  
4Y  
2
4
2OE  
5
2A  
3OE  
3A  
10  
9
8
13  
12  
4OE  
11  
4A  
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1999, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74ALVC126PW相关器件

型号 品牌 获取价格 描述 数据表
SN74ALVC126PWLE TI

获取价格

ALVC/VCX/A SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, TSSOP-14
SN74ALVC126PWR TI

获取价格

具有三态输出的 4 通道、1.65V 至 3.6V 缓冲器 | PW | 14 | -40
SN74ALVC126PWRE4 TI

获取价格

具有三态输出的 4 通道、1.65V 至 3.6V 缓冲器 | PW | 14 | -40
SN74ALVC126PWRG4 TI

获取价格

Quadruple Bus Buffer Gate With 3-State Outputs 14-TSSOP -40 to 85
SN74ALVC14 TI

获取价格

HEX SCHMITT-TRIGGER INVERTER
SN74ALVC14_06 TI

获取价格

HEX SCHMITT-TRIGGER INVERTER
SN74ALVC14D TI

获取价格

HEX SCHMITT-TRIGGER INVERTER
SN74ALVC14DE4 TI

获取价格

HEX SCHMITT-TRIGGER INVERTER
SN74ALVC14DGV TI

获取价格

HEX SCHMITT-TRIGGER INVERTER
SN74ALVC14DGVR TI

获取价格

HEX SCHMITT-TRIGGER INVERTER