是否Rohs认证: | 不符合 | 生命周期: | Obsolete |
Reach Compliance Code: | not_compliant | 风险等级: | 5.77 |
Is Samacsys: | N | JESD-30 代码: | R-PDIP-T14 |
逻辑集成电路类型: | NAND GATE | 端子数量: | 14 |
最高工作温度: | 70 °C | 最低工作温度: | |
封装主体材料: | PLASTIC/EPOXY | 封装代码: | DIP |
封装等效代码: | DIP14,.3 | 封装形状: | RECTANGULAR |
封装形式: | IN-LINE | 电源: | 5 V |
Prop。Delay @ Nom-Sup: | 18 ns | 施密特触发器: | NO |
子类别: | Gates | 标称供电电压 (Vsup): | 5 V |
表面贴装: | NO | 技术: | TTL |
温度等级: | COMMERCIAL | 端子形式: | THROUGH-HOLE |
端子节距: | 2.54 mm | 端子位置: | DUAL |
Base Number Matches: | 1 |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
SN74ALS10NP3 | TI |
获取价格 |
IC,LOGIC GATE,3 3-INPUT NAND,ALS-TTL,DIP,14PIN,PLASTIC | |
SN74ALS112A | TI |
获取价格 |
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET | |
SN74ALS112AD | TI |
获取价格 |
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET | |
SN74ALS112ADE4 | TI |
获取价格 |
ALS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, GREE | |
SN74ALS112ADR | TI |
获取价格 |
Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset 16-SOIC 0 to 70 | |
SN74ALS112AFN | TI |
获取价格 |
IC,FLIP-FLOP,DUAL,J/K TYPE,ALS-TTL,LDCC,20PIN,PLASTIC | |
SN74ALS112AFN-00 | TI |
获取价格 |
ALS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC20 | |
SN74ALS112AJ | TI |
获取价格 |
IC,FLIP-FLOP,DUAL,J/K TYPE,ALS-TTL,DIP,16PIN,CERAMIC | |
SN74ALS112AJ4 | TI |
获取价格 |
IC,FLIP-FLOP,DUAL,J/K TYPE,ALS-TTL,DIP,16PIN,CERAMIC | |
SN74ALS112AJP4 | TI |
获取价格 |
IC,FLIP-FLOP,DUAL,J/K TYPE,ALS-TTL,DIP,16PIN,CERAMIC |