Datasheet > SN65LVDS33_07

SN65LVDS33_07

更新时间： 2024-01-25 19:57:11

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
23页	530K
描述
HIGH-SPEED DIFFERENTIAL RECEIVERS

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN65LVDS33_07 数据手册

SN65LVDS33, SN65LVDT33

SN65LVDS34, SN65LVDT34

www.ti.com

SLLS490B–MARCH 2001–REVISED NOVEMBER 2004

HIGH-SPEED DIFFERENTIAL RECEIVERS

The high-speed switching of LVDS signals usually

necessitates the use of a line impedance matching

resistor at the receiving-end of the cable or

transmission media. The SN65LVDT series of

receivers eliminates this external resistor by

integrating it with the receiver. The nonterminated

SN65LVDS series is also available for multidrop or

other termination circuits.

FEATURES

•

400-Mbps Signaling Rate⁽¹⁾and 200-Mxfr/s

Data Transfer Rate

•

Operates With a Single 3.3-V Supply

-4 V to 5 V Common-Mode Input Voltage

Range

•

Differential Input Thresholds <±50 mV With 50

mV of Hysteresis Over Entire Common-Mode

Input Voltage Range

SN65LVDS33D, SN65LVDT33D

SN65LVDS33PW, SN65LVDT33PW

Integrated 110-Ω Line Termination Resistors

D OR PW PACKAGE

logic diagram (positive logic)

On LVDT Products

(TOP VIEW)

•

TSSOP Packaging (33 Only)

Complies With TIA/EIA-644 (LVDS)

SN65LVDT33 ONLY

Active Failsafe Assures a High-Level Output

With No Input

•

Bus-Pin ESD Protection Exceeds 15 kV HBM

Input Remains High-Impedance on Power

Down

11 3Y

GND

•

TTL Inputs Are 5 V Tolerant

Pin-Compatible With the AM26LS32,

SN65LVDS32B, µA9637, SN65LVDS9637B

(1)

The signalling rate of a line, is the number of voltage transitions

that are made per second expressed in the units bps (bits per

second).

DESCRIPTION

SN65LVDS34D, SN65LVDT34D

This family of four LVDS data line receivers offers the

widest common-mode input voltage range in the

industry. These receivers provide an input voltage

range specification compatible with a 5-V PECL

signal as well as an overall increased ground-noise

tolerance. They are in industry standard footprints

with integrated termination as an option.

D PACKAGE

(TOP VIEW)

logic diagram (positive logic)

SN65LVDT34 ONLY

GND

Precise control of the differential input voltage

thresholds allows for inclusion of 50 mV of input

voltage hysteresis to improve noise rejection on

slowly changing input signals. The input thresholds

are still no more than ±50 mV over the full input

common-mode voltage range.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

12 3 4 5 6 7...23

中文翻译

下载PDF

与SN65LVDS33_07相关器件

型号	品牌	获取价格	描述	数据表
SN65LVDS33D	TI	获取价格	HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDS33DG4	TI	获取价格	HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDS33DR	TI	获取价格	HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDS33DRG4	TI	获取价格	HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDS33-EP	TI	获取价格	HIGH-SPEED DIFFERENTIAL RECEIVER
SN65LVDS33MDREP	TI	获取价格	HIGH-SPEED DIFFERENTIAL RECEIVER
SN65LVDS33PW	TI	获取价格	HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDS33PWG4	TI	获取价格	HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDS33PWR	TI	获取价格	HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDS33PWRG4	TI	获取价格	HIGH-SPEED DIFFERENTIAL RECEIVERS

与SN65LVDS33_07相关文章

MBRS340T3G手册解读：参数说明、产品特性及应用
2024-06-28

7
PMOS管背靠背连接：串联还是并联？
2024-06-28

7
高压电解电容的分类与选型策略
2024-06-28

8
数码管：基本概念、分类、技术发展及市场趋势
2024-06-27

14

产品中心

服务支持

精选活动

关于我们

帮助中心

SN65LVDS33_07

SN65LVDS33_07 数据手册

与SN65LVDS33_07相关器件

与SN65LVDS33_07相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN65LVDS33_07

SN65LVDS33_07 数据手册

与SN65LVDS33_07相关器件

与SN65LVDS33_07相关文章

您还可以找

您在本页遇到什么问题？