5秒后页面跳转
SN65LVDS33-EP PDF预览

SN65LVDS33-EP

更新时间: 2024-01-14 12:07:00
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
23页 618K
描述
HIGH-SPEED DIFFERENTIAL RECEIVER

SN65LVDS33-EP 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP, TSSOP16,.25针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:6 weeks
风险等级:1.25差分输出:NO
高电平输入电流最大值:0.00001 A输入特性:DIFFERENTIAL SCHMITT TRIGGER
接口集成电路类型:LINE RECEIVER接口标准:EIA-644; TIA-644
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:5 mm湿度敏感等级:1
功能数量:4端子数量:16
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:TOTEM-POLE最大输出低电流:0.004 A
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3.3 V
认证状态:Not Qualified最大接收延迟:6 ns
接收器位数:4座面最大高度:1.2 mm
子类别:Line Driver or Receivers最大压摆率:23 mA
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V电源电压1-最大:3.6 V
电源电压1-分钟:3 V电源电压1-Nom:3.3 V
表面贴装:YES技术:BICMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:4.4 mm

SN65LVDS33-EP 数据手册

 浏览型号SN65LVDS33-EP的Datasheet PDF文件第2页浏览型号SN65LVDS33-EP的Datasheet PDF文件第3页浏览型号SN65LVDS33-EP的Datasheet PDF文件第4页浏览型号SN65LVDS33-EP的Datasheet PDF文件第5页浏览型号SN65LVDS33-EP的Datasheet PDF文件第6页浏览型号SN65LVDS33-EP的Datasheet PDF文件第7页 
SN65LVDS33-EP, SN65LVDT33-EP  
www.ti.com  
SGLS309BJUNE 2005REVISED APRIL 2007  
HIGH-SPEED DIFFERENTIAL RECEIVER  
FEATURES  
TTL Inputs Are 5-V Tolerant  
Controlled Baseline – One Assembly/Test  
Site, One Fabrication Site  
Pin-Compatible With the AM26LS32,  
SN65LVDS32B, µA9637, SN65LVDS9637B  
Extended Temperature Performance of Up to  
–55°C to 125°C  
DESCRIPTION  
Enhanced Diminishing Manufacturing Sources  
(DMS) Support  
This family of four LVDS data line receivers offers  
the widest common-mode input voltage range in the  
industry. These receivers provide an input voltage  
range specification compatible with a 5-V PECL  
signal as well as an overall increased ground-noise  
tolerance. They are in industry standard footprints  
with integrated termination as an option.  
Enhanced Product-Change Notification  
(1)  
Qualification Pedigree  
400-Mbps Signaling Rate (2) and 200-Mxfr/s  
Data Transfer Rate  
Operates With a Single 3.3-V Supply  
Precise control of the differential input voltage  
thresholds allows for inclusion of 50 mV of input  
voltage hysteresis to improve noise rejection on  
slowly changing input signals. The input thresholds  
are still no more than +50 mV over the full input  
common-mode voltage range.  
–4 V to 5 V Common-Mode Input Voltage  
Range  
Differential Input Thresholds < ±50 mV With  
50 mV of Hysteresis Over Entire  
Common-Mode Input Voltage Range  
Integrated 110-Line Termination Resistors  
On LVDT Products  
Complies With TIA/EIA-644 (LVDS)  
Active Failsafe Assures a High-Level Output  
With No Input  
Bus-Pin ESD Protection Exceeds 15-kV HBM  
Input Remains High-Impedance On Power  
Down  
(1) Component qualification in accordance with JEDEC and  
industry standards to ensure reliable operation over an  
extended temperature range. This includes, but is not limited  
to, Highly Accelerated Stress Test (HAST) or biased 85/85,  
temperature cycle, autoclave or unbiased HAST,  
electromigration, bond intermetallic life, and mold compound  
life. Such qualification testing should not be viewed as  
justifying use of this component beyond specified  
performance and environmental limits.  
(2) The signaling rate of a line is the number of voltage  
transitions that are made per second expressed in the units  
bps (bits per second).  
ORDERING INFORMATION(1)  
TA  
PACKAGE(2)  
Reel of 2500  
Reel of 2500  
ORDERABLE PART NUMBER  
TOP-SIDE MARKING  
LVDS33M  
SOIC - D  
SOIC - D  
SN65LVDS33MDREP  
SN65LVDT33MDREP(3)  
–55°C to 125°C  
LVDT33M  
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI  
website at www.ti.com.  
(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
(3) Product Preview  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
UNLESS OTHERWISE NOTED this document contains  
Copyright © 2005–2007, Texas Instruments Incorporated  
PRODUCTION DATA information current as of publication date.  
Products conform to specifications per the terms of Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

与SN65LVDS33-EP相关器件

型号 品牌 获取价格 描述 数据表
SN65LVDS33MDREP TI

获取价格

HIGH-SPEED DIFFERENTIAL RECEIVER
SN65LVDS33PW TI

获取价格

HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDS33PWG4 TI

获取价格

HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDS33PWR TI

获取价格

HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDS33PWRG4 TI

获取价格

HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDS34 TI

获取价格

HIGH SPEED DIFFERENTIAL RECEIVERS
SN65LVDS348 TI

获取价格

QUAD HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDS3486 TI

获取价格

HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
SN65LVDS3486A TI

获取价格

HIGH-SPEED DIFFERENTIAL RECEIVERS
SN65LVDS3486AD TI

获取价格

HIGH-SPEED DIFFERENTIAL RECEIVERS