SN55LVDS32, SN65LVDS32
SN65LVDS3486, SN65LVDS9637
www.ti.com
SLLS262N–JULY 1997–REVISED MARCH 2004
HIGH-SPEED DIFFERENTIAL LINE RECEIVERS
FEATURES
SN55LVDS32 . . . J OR W
SN65LVDS32 . . . D OR PW
(Marked as LVDS32 or 65LVDS32)
(TOP VIEW)
•
Meet or Exceed the Requirements of ANSI
TIA/EIA-644 Standard
•
•
Operate With a Single 3.3-V Supply
1B
1A
1Y
VCC
4B
4A
4Y
G
1
2
3
4
5
6
7
8
16
15
14
13
12
Designed for Signaling Rate of up to 400
Mbps
•
•
•
Differential Input Thresholds ±100 mV Max
Typical Propagation Delay Time of 2.1 ns
G
2Y
2A
11 3Y
Power Dissipation 60 mW Typical Per
Receiver at 200 MHz
10
9
2B
GND
3A
3B
•
•
•
Bus-Terminal ESD Protection Exceeds 8 kV
Low-Voltage TTL (LVTTL) Logic Output Levels
SN55LVDS32FK
(TOP VIEW)
Pin Compatible With AM26LS32, MC3486, and
µA9637
•
Open-Circuit Fail-Safe
3
4
2
1
20 19
1Y
G
4A
4Y
NC
G
18
17
16
15
14
DESCRIPTION
5
6
7
The SN55LVDS32, SN65LVDS32, SN65LVDS3486,
and SN65LVDS9637 are differential line receivers
that implement the electrical characteristics of
low-voltage differential signaling (LVDS). This
signaling technique lowers the output voltage levels
of 5-V differential standard levels (such as
EIA/TIA-422B) to reduce the power, increase the
switching speeds, and allow operation with a 3.3-V
supply rail. Any of the four differential receivers
provides a valid logical output state with a ±100-mV
differential
common-mode
common-mode voltage range allows 1 V of ground
potential difference between two LVDS nodes.
NC
2Y
2A
3Y
8
9
10 11 12 13
SN65LVDS3486D (Marked as LVDS3486)
(TOP VIEW)
1B
1A
1Y
VCC
4B
4A
1
2
3
4
5
6
7
8
16
15
14
13
12
11
input
voltage
voltage
within
range.
the
The
input
input
1,2EN
2Y
4Y
3,4EN
3Y
The intended application of these devices and
signaling technique is both point-to-point and
multidrop (one driver and multiple receivers) data
transmission over controlled impedance media of
approximately 100 Ω. The transmission media may
be printed-circuit board traces, backplanes, or cables.
The ultimate rate and distance ofdata transfer
depends on the attenuation characteristics of the
media and the noise coupling to the environment.
2A
2B
GND
10 3A
3B
9
SN65LVDS9637D (Marked as DK637 or LVDS37)
SN65LVDS9637DGN (Marked as L37)
SN65LVDS9637DGK (Marked as AXF)
(TOP VIEW)
VCC
1Y
2Y
1A
1B
2A
2B
1
2
3
4
8
7
6
5
The
SN65LVDS32,
SN65LVDS3486,
and
SN65LVDS9637 are characterized for operation from
–40°C to 85°C. The SN55LVDS32 is characterized
for operation from –55°C to 125°C.
GND
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PowerPAD is a trademark of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Copyright © 1997–2004, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.