5秒后页面跳转
SN54LVTH162245WDR PDF预览

SN54LVTH162245WDR

更新时间: 2024-11-25 20:05:03
品牌 Logo 应用领域
德州仪器 - TI 信息通信管理输出元件逻辑集成电路
页数 文件大小 规格书
20页 1009K
描述
LVT SERIES, DUAL 8-BIT TRANSCEIVER, TRUE OUTPUT, CDFP48, 0.380 INCH, FINE PITCH, CERAMIC, FP-48

SN54LVTH162245WDR 技术参数

生命周期:Obsolete零件包装代码:DFP
包装说明:DFP,针数:48
Reach Compliance Code:unknown风险等级:5.21
其他特性:WITH DIRECTION CONTROL系列:LVT
JESD-30 代码:R-GDFP-F48长度:15.748 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS TRANSCEIVER
位数:8功能数量:2
端口数量:2端子数量:48
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE WITH SERIES RESISTOR输出极性:TRUE
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DFP
封装形状:RECTANGULAR封装形式:FLATPACK
最大电源电流(ICC):5 mA传播延迟(tpd):5.3 ns
认证状态:Not Qualified座面最大高度:3.05 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:BICMOS温度等级:MILITARY
端子形式:FLAT端子节距:0.635 mm
端子位置:DUAL宽度:9.652 mm
Base Number Matches:1

SN54LVTH162245WDR 数据手册

 浏览型号SN54LVTH162245WDR的Datasheet PDF文件第2页浏览型号SN54LVTH162245WDR的Datasheet PDF文件第3页浏览型号SN54LVTH162245WDR的Datasheet PDF文件第4页浏览型号SN54LVTH162245WDR的Datasheet PDF文件第5页浏览型号SN54LVTH162245WDR的Datasheet PDF文件第6页浏览型号SN54LVTH162245WDR的Datasheet PDF文件第7页 
SN54LVTH162245, SN74LVTH162245  
3.3-V ABT 16-BIT BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCBS260QJUNE 1993REVISED NOVEMBER 2006  
FEATURES  
SN54LVTH162245. . . WD PACKAGE  
SN74LVTH162245. . . DGG OR DL PACKAGE  
(TOP VIEW)  
Members of the Texas Instruments Widebus™  
Family  
A-Port Outputs Have Equivalent 22-Series  
Resistors, So No External Resistors Are  
Required  
1
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
1DIR  
1B1  
1B2  
GND  
1B3  
1B4  
1OE  
1A1  
1A2  
GND  
1A3  
1A4  
2
3
Support Mixed-Mode Signal Operation (5-V  
4
Input and Output Voltages With 3.3-V VCC  
)
5
Support Unregulated Battery Operation Down  
to 2.7 V  
6
7
V
CC  
V
CC  
Typical VOLP (Output Ground Bounce) <0.8 V  
at VCC = 3.3 V, TA = 25°C  
8
1B5  
1B6  
GND  
1B7  
1B8  
2B1  
2B2  
GND  
2B3  
2B4  
1A5  
1A6  
GND  
1A7  
1A8  
2A1  
2A2  
GND  
2A3  
2A4  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
Ioff and Power-Up 3-State Support Hot  
Insertion  
Bus Hold on Data Inputs Eliminates the Need  
for External Pullup/Pulldown Resistors  
Distributed VCC and GND Pins Minimize  
High-Speed Switching Noise  
Flow-Through Architecture Optimizes PCB  
Layout  
V
CC  
V
CC  
Latch-Up Performance Exceeds 500 mA Per  
JESD 17  
2B5  
2B6  
GND  
2B7  
2A5  
2A6  
GND  
2A7  
ESD Protection Exceeds JESD 22  
2000-V Human-Body Model (A114-A)  
200-V Machine Model (A115-A)  
2B8 23  
26 2A8  
25 2OE  
2DIR 24  
1000-V Charged-Device Model (C101)  
DESCRIPTION/ORDERING INFORMATION  
The 'LVTH162245 devices are 16-bit (dual-octal) noninverting 3-state transceivers designed for low-voltage  
(3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment.  
These devices can be used as two 8-bit transceivers or one 16-bit transceiver. The devices allow data  
transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the  
direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses  
are effectively isolated.  
The logic levels of the direction-control (DIR) input and the output-enable (OE) input activate either the B-port  
outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits  
data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when  
the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic  
HIGH or LOW level applied to prevent excess ICC and ICCZ  
.
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown  
resistors with the bus-hold circuitry is not recommended.  
The A-port outputs, which are designed to source or sink up to 12 mA, include equivalent 22-series resistors  
to reduce overshoot and undershoot.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1993–2006, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
On products compliant to MIL-PRF-38535, all parameters are  
Instruments standard warranty. Production processing does not  
tested unless otherwise noted. On all other products, production  
necessarily include testing of all parameters.  
processing does not necessarily include testing of all parameters.  

与SN54LVTH162245WDR相关器件

型号 品牌 获取价格 描述 数据表
SN54LVTH162373 TI

获取价格

3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54LVTH162373_07 TI

获取价格

3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54LVTH162373_071 TI

获取价格

3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54LVTH162373_08 TI

获取价格

3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54LVTH162373-SP TI

获取价格

具有三态输出的 3.3V ABT 16 位透明 D 类锁存器
SN54LVTH162373WD TI

获取价格

3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54LVTH162374 TI

获取价格

3.3 V ABT 16BIT EDGE - TRIGGERED D TYPE FLIP FLOPS WITH 3 STATE OUTPUTS
SN54LVTH162374_07 TI

获取价格

3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN54LVTH162374-SP TI

获取价格

具有三态输出的 3.3V ABT 16 位边沿 D 类触发器
SN54LVTH162374WD TI

获取价格

3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS