5秒后页面跳转
SN54LV07AFK PDF预览

SN54LV07AFK

更新时间: 2024-11-02 05:56:07
品牌 Logo 应用领域
德州仪器 - TI 输入元件
页数 文件大小 规格书
6页 103K
描述
LV/LV-A/LVX/H SERIES, HEX 1-INPUT NON-INVERT GATE, CQCC20, CERAMIC, QCC-20

SN54LV07AFK 数据手册

 浏览型号SN54LV07AFK的Datasheet PDF文件第2页浏览型号SN54LV07AFK的Datasheet PDF文件第3页浏览型号SN54LV07AFK的Datasheet PDF文件第4页浏览型号SN54LV07AFK的Datasheet PDF文件第5页浏览型号SN54LV07AFK的Datasheet PDF文件第6页 
SN54LV07A, SN74LV07A  
HEX BUFFERS/DRIVERS  
WITH OPEN-DRAIN OUTPUTS  
SCES337C – MAY 2000 – REVISED AUGUST 2000  
SN54LV07A . . . J OR W PACKAGE  
SN74LV07A . . . D, DB, DGV, NS, OR PW PACKAGE  
(TOP VIEW)  
EPIC (Enhanced-Performance Implanted  
CMOS) Process  
2-V to 5.5-V V  
Operation  
CC  
1A  
1Y  
2A  
2Y  
3A  
V
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
Typical V  
OLP  
(Output Ground Bounce)  
= 3.3 V, T = 25°C  
CC  
6A  
6Y  
5A  
5Y  
4A  
4Y  
<0.8 V at V  
CC  
A
Typical V  
>2.3 V at V  
(Output V  
Undershoot)  
OHV  
CC  
OH  
= 3.3 V, T = 25°C  
A
Outputs Are Disabled During Power Up and  
Power Down With Inputs Tied to V  
3Y  
GND  
CC  
8
Support Mixed-Mode Voltage Operation on  
All Ports  
SN54LV07A . . . FK PACKAGE  
(TOP VIEW)  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
3
2
1 20 19  
18  
6Y  
NC  
5A  
NC  
5Y  
2A  
NC  
2Y  
4
5
6
7
8
– 1000-V Charged-Device Model (C101)  
17  
16  
15  
14  
Package Options Include Plastic  
Small-Outline (D, NS), Shrink Small-Outline  
(DB), Thin Very Small-Outline (DGV), Thin  
Shrink Small-Outline (PW), and Ceramic  
Flat (W) Packages, Ceramic Chip Carriers  
(FK), and DIPs (J)  
NC  
3A  
9 10 11 12 13  
description  
NC – No internal connection  
These hex buffers/drivers are designed for 2-V to  
5.5-V V operation.  
CC  
The ’LV07A devices perform the Boolean function  
Y = A in positive logic.  
The open-drain outputs require pullup resistors to perform correctly and can be connected to other open-drain  
outputs to implement active-low wired-OR or active-high wired-AND functions.  
These devices are fully specified for partial-power-down applications using I . The I circuitry disables the  
off  
off  
outputs, preventing damaging current backflow through the devices when they are powered down.  
The SN54LV07A is characterized for operation over the full military temperature range of –55°C to 125°C.  
The SN74LV07A is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
(each buffer/driver)  
INPUT  
A
OUTPUT  
Y
H
L
H
L
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments.  
Copyright 2000, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN54LV07AFK相关器件

型号 品牌 获取价格 描述 数据表
SN54LV07AJ TI

获取价格

LV/LV-A/LVX/H SERIES, HEX 1-INPUT NON-INVERT GATE, CDIP14, DIP-14
SN54LV07AW TI

获取价格

LV/LV-A/LVX/H SERIES, HEX 1-INPUT NON-INVERT GATE, CDFP14, CERAMIC, DFP-14
SN54LV08 TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-AND GATES
SN54LV08A TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-AND GATES
SN54LV08A_07 TI

获取价格

QUADRUPLE2-INPUT POSITIVE-AND GATES
SN54LV08A_08 TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-AND GATES
SN54LV08AJ TI

获取价格

LV/LV-A/LVX/H SERIES, QUAD 2-INPUT AND GATE, CDIP14, CERAMIC, DIP-14
SN54LV08AW TI

获取价格

LV/LV-A/LVX/H SERIES, QUAD 2-INPUT AND GATE, CDFP14, CERAMIC, QFP-14
SN54LV08FK TI

获取价格

LV/LV-A/LVX/H SERIES, QUAD 2-INPUT AND GATE, CQCC20, CERAMIC, LCC-20
SN54LV08J TI

获取价格

LV/LV-A/LVX/H SERIES, QUAD 2-INPUT AND GATE, CDIP14, 0.300 INCH, CERAMIC, DIP-14