5秒后页面跳转
捷配首页

Datasheet > SN54LV07AW
SN54LV07AW PDF预览

SN54LV07AW

更新时间： 2024-11-05 20:08:35
品牌 Logo 应用领域
德州仪器 - TI 输入元件逻辑集成电路
页数 文件大小 规格书
6页 100K
描述
LV/LV-A/LVX/H SERIES, HEX 1-INPUT NON-INVERT GATE, CDFP14, CERAMIC, DFP-14

阅读下载

中文翻译

获取价格

SN54LV07AW 技术参数

生命周期：Obsolete零件包装代码：DFP
包装说明：DFP,针数：14
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.84系列：LV/LV-A/LVX/H
JESD-30 代码：R-GDFP-F14长度：9.21 mm
逻辑集成电路类型：BUFFER功能数量：6
输入次数：1端子数量：14
最高工作温度：125 °C最低工作温度：-55 °C
输出特性：OPEN-DRAIN封装主体材料：CERAMIC, GLASS-SEALED
封装代码：DFP封装形状：RECTANGULAR
封装形式：FLATPACK传播延迟（tpd）：18 ns
认证状态：Not Qualified座面最大高度：2.03 mm
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：2 V
标称供电电压 (Vsup)：2.5 V表面贴装：YES
技术：CMOS温度等级：MILITARY
端子形式：FLAT端子节距：1.27 mm
端子位置：DUAL宽度：6.29 mm
Base Number Matches：1

SN54LV07AW 数据手册

 浏览型号SN54LV07AW的Datasheet PDF文件第2页浏览型号SN54LV07AW的Datasheet PDF文件第3页浏览型号SN54LV07AW的Datasheet PDF文件第4页浏览型号SN54LV07AW的Datasheet PDF文件第5页浏览型号SN54LV07AW的Datasheet PDF文件第6页 
SN54LV07A, SN74LV07A  
HEX BUFFERS/DRIVERS  
WITH OPEN-DRAIN OUTPUTS  
SCES337C – MAY 2000 – REVISED AUGUST 2000  
SN54LV07A . . . J OR W PACKAGE  
SN74LV07A . . . D, DB, DGV, NS, OR PW PACKAGE  
(TOP VIEW)  
EPIC (Enhanced-Performance Implanted  
CMOS) Process  
2-V to 5.5-V V  
Operation  
CC  
1A  
1Y  
2A  
2Y  
3A  
V
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
Typical V  
OLP  
(Output Ground Bounce)  
= 3.3 V, T = 25°C  
CC  
6A  
6Y  
5A  
5Y  
4A  
4Y  
<0.8 V at V  
CC  
A
Typical V  
>2.3 V at V  
(Output V  
Undershoot)  
OHV  
CC  
OH  
= 3.3 V, T = 25°C  
A
Outputs Are Disabled During Power Up and  
Power Down With Inputs Tied to V  
3Y  
GND  
CC  
8
Support Mixed-Mode Voltage Operation on  
All Ports  
SN54LV07A . . . FK PACKAGE  
(TOP VIEW)  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
3
2
1 20 19  
18  
6Y  
NC  
5A  
NC  
5Y  
2A  
NC  
2Y  
4
5
6
7
8
– 1000-V Charged-Device Model (C101)  
17  
16  
15  
14  
Package Options Include Plastic  
Small-Outline (D, NS), Shrink Small-Outline  
(DB), Thin Very Small-Outline (DGV), Thin  
Shrink Small-Outline (PW), and Ceramic  
Flat (W) Packages, Ceramic Chip Carriers  
(FK), and DIPs (J)  
NC  
3A  
9 10 11 12 13  
description  
NC – No internal connection  
These hex buffers/drivers are designed for 2-V to  
5.5-V V operation.  
CC  
The ’LV07A devices perform the Boolean function  
Y = A in positive logic.  
The open-drain outputs require pullup resistors to perform correctly and can be connected to other open-drain  
outputs to implement active-low wired-OR or active-high wired-AND functions.  
These devices are fully specified for partial-power-down applications using I . The I circuitry disables the  
off  
off  
outputs, preventing damaging current backflow through the devices when they are powered down.  
The SN54LV07A is characterized for operation over the full military temperature range of –55°C to 125°C.  
The SN74LV07A is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
(each buffer/driver)  
INPUT  
A
OUTPUT  
Y
H
L
H
L
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments.  
Copyright 2000, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
123456

中文翻译

下载PDF

与SN54LV07AW相关器件

型号 品牌 获取价格 描述 数据表
SN54LV08 TI

获取价格

 		QUADRUPLE 2-INPUT POSITIVE-AND GATES
SN54LV08A TI

获取价格

 		QUADRUPLE 2-INPUT POSITIVE-AND GATES
SN54LV08A_07 TI

获取价格

 		QUADRUPLE2-INPUT POSITIVE-AND GATES
SN54LV08A_08 TI

获取价格

 		QUADRUPLE 2-INPUT POSITIVE-AND GATES
SN54LV08AJ TI

获取价格

 		LV/LV-A/LVX/H SERIES, QUAD 2-INPUT AND GATE, CDIP14, CERAMIC, DIP-14
SN54LV08AW TI

获取价格

 		LV/LV-A/LVX/H SERIES, QUAD 2-INPUT AND GATE, CDFP14, CERAMIC, QFP-14
SN54LV08FK TI

获取价格

 		LV/LV-A/LVX/H SERIES, QUAD 2-INPUT AND GATE, CQCC20, CERAMIC, LCC-20
SN54LV08J TI

获取价格

 		LV/LV-A/LVX/H SERIES, QUAD 2-INPUT AND GATE, CDIP14, 0.300 INCH, CERAMIC, DIP-14
SN54LV08W TI

获取价格

 		LV/LV-A/LVX/H SERIES, QUAD 2-INPUT AND GATE, CDFP14, CERAMIC, DFP-14
SN54LV10A TI

获取价格

 		TRIPLE 3-INPUT POSITIVE-NAND GATE

与SN54LV07AW相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证