5秒后页面跳转
S2083 PDF预览

S2083

更新时间: 2024-11-01 07:20:35
品牌 Logo 应用领域
泰科 - TE /
页数 文件大小 规格书
14页 1366K
描述
Surface Mount Instructions for QFN / DFN Packages

S2083 数据手册

 浏览型号S2083的Datasheet PDF文件第2页浏览型号S2083的Datasheet PDF文件第3页浏览型号S2083的Datasheet PDF文件第4页浏览型号S2083的Datasheet PDF文件第5页浏览型号S2083的Datasheet PDF文件第6页浏览型号S2083的Datasheet PDF文件第7页 
Application Note  
S2083  
Surface Mount Instructions for QFN / DFN Packages  
Rev. V10  
Introduction  
Via Design  
To improve the thermal/RF performance of the  
package, we recommend providing thermal vias on  
the PCB. These vias provide a heat transfer and  
RF ground path from the top surface of the PCB to  
the inner layers and the bottom surface. We  
recommend a via diameter of 0.3 mm in a 1.0 mm  
pitch array for standard square packages. This is  
shown in Figure 1-1, in which the vias are 1.0 mm  
away from their diagonal neighbors. Other non-  
standard designs may require a slightly different via  
diameter and pitch as shown in Figures 1-2, 1-3,  
and 2-4.  
The layout of the surface mount board plays a  
critical role in product design and must be done  
properly to achieve the intended performance of an  
integrated circuit. An accurate PCB pad and solder  
stencil design provides  
a proper connection  
interface between the IC package and the board.  
With the correct pad geometry, the package will  
self-align when subjected to a solder reflow  
process and will also allow for just enough excess  
surface area for adequate solder filleting. The  
solder mask should be applied over bare copper  
(SMOBC) to avoid solder reflow under the solder  
mask.  
These considerations apply in general for most of  
M/A-COM Tech’s surface mount packaged IC’s.  
This application note provides specific guidelines  
for mounting quad flat no-leads packages (QFN per  
JEDEC MO-220), and dual flat no-leads packages  
(DFN per JEDEC MO-229).  
Figure 1-1 PCB Land Design  
PCB Pad Design  
The first consideration in mounting the QFN / DFN  
to a board is the layout of metalized pads. The US-  
based trade association, IPC, has developed land  
pad design standards contained in the document  
IPC-SM-782 entitled Surface Mount Design and  
Land Pattern Standards.  
Figures 1-1 through 1-3 shows the PCB geometry  
developed for M/A-COM’s QFN / DFN packages  
based on the general guidelines contained within  
IPC-SM-782. The center area or the thermal pad,  
acts as an RF ground pad and thermal path to  
conduct heat away from the package. Normally,  
the size of the thermal pad should match the size  
of the exposed pad on the bottom of the package.  
However, a smaller thermal pad is sometimes  
recommended to prevent solder bridging to the  
lead pads. Table 1 shows some suggested PCB  
pad dimensions for QFN / DFN packages used by  
M/A-COM Tech. The solderable length of the lead  
pad is controlled by the solder mask opening (Lm)  
as indicated in Table 2, in combination with pad  
length (L) as indicated in Table 1.  
1
ADVANCED: Data Sheets contain information regarding a product M/A-COM Technology Solutions  
is considering for development. Performance is based on target specifications, simulated results,  
and/or prototype measurements. Commitment to develop is not guaranteed.  
PRELIMINARY: Data Sheets contain information regarding a product M/A-COM Technology  
Solutions has under development. Performance is based on engineering tests. Specifications are  
typical. Mechanical outline has been fixed. Engineering samples and/or test data may be available.  
Commitment to produce in volume is not guaranteed.  
North America Tel: 800.366.2266 Europe Tel: +353.21.244.6400  
India Tel: +91.80.43537383  
China Tel: +86.21.2407.1588  
Visit www.macomtech.com for additional data sheets and product information.  
M/A-COM Technology Solutions Inc. and its affiliates reserve the right to make  
changes to the product(s) or information contained herein without notice.  

与S2083相关器件

型号 品牌 获取价格 描述 数据表
S2085VCXO PERICOM

获取价格

TTL Output Clock Oscillator, 77.76MHz Nom
S208R MINMAX

获取价格

2W, Low Cost DIP, Single & Dual Output DC/DC Converters
S208T01 SHARP

获取价格

Low Profile Type Solid State Relays
S208T01F SHARP

获取价格

暂无描述
S208T02 SHARP

获取价格

Low Profile Type Solid State Relays
S2091A AMCC

获取价格

Telecom Circuit, 1-Func, Bipolar, PDSO20, 4.40 X 6.50 MM, 0.90 MM HEIGHT, TSSOP-20
S2092TT AMCC

获取价格

Telecom Circuit, 1-Func, PQFP48, 7 X 7 MM, HEAT SINK, TQFP-48
S2095PB AMCC

获取价格

Telecom Circuit, 1-Func, CMOS, PBGA256, 17 X 17 MM, PLASTIC, BGA-256
S2095PB11 AMCC

获取价格

Telecom Circuit, 1-Func, CMOS, PBGA256, 17 X 17 MM, PLASTIC, BGA-256
S2095PB20 AMCC

获取价格

Telecom Circuit, 1-Func, CMOS, PBGA256, 17 X 17 MM, PLASTIC, BGA-256