Datasheet > S2095PB

S2095PB

更新时间： 2024-11-01 20:07:27

品牌	Logo	应用领域
AMCC		电信电信集成电路
页数	文件大小	规格书
37页	270K
描述
Telecom Circuit, 1-Func, CMOS, PBGA256, 17 X 17 MM, PLASTIC, BGA-256

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

S2095PB 技术参数

生命周期：	Transferred	零件包装代码：	BGA
包装说明：	BGA,	针数：	256
Reach Compliance Code：	compliant	HTS代码：	8542.39.00.01
风险等级：	5.65	JESD-30 代码：	S-PBGA-B256
长度：	17 mm	功能数量：	1
端子数量：	256	最高工作温度：	70 °C
最低工作温度：		封装主体材料：	PLASTIC/EPOXY
封装代码：	BGA	封装形状：	SQUARE
封装形式：	GRID ARRAY	认证状态：	Not Qualified
座面最大高度：	3.09 mm	标称供电电压：	1.8 V
表面贴装：	YES	技术：	CMOS
电信集成电路类型：	TELECOM CIRCUIT	温度等级：	COMMERCIAL
端子形式：	BALL	端子节距：	1 mm
端子位置：	BOTTOM	宽度：	17 mm
Base Number Matches：	1

S2095PB 数据手册

Part Number S2095

Revision NC - September 23, 2002

DEVICE SPECIFICATION

S2095

1.86624 Gbps 12 Channel Receive Device

FEATURES

GENERAL DESCRIPTION

•

0.18 µm CMOS Technology

Operating rate

- 1.86624 Gbps CML serial inputs

- 933.12 Mbps LVDS parallel outputs

The S2095 receives high-speed serial data in a variety

of applications including terabit routers, serial back-

planes, and proprietary point-to-point links. The chip

provides two 11-bit parallel buses with associated

clocks.

•

Programmable register functions:

- REFCLK frequency selection

- PLL bypass operation

Each channel provides serial-to-parallel data conver-

sion and clock and data phase alignment. The on-chip

receive Phase Lock Loop (PLL) is used to recover a

clock and, in turn, feeds this clock into 12 channels.

Each channel consists of an adjustable delay line and

a phase detect circuit. The phase detect circuit deter-

mines where the data transitions with respect to the

falling edge of the clock. The decision circuitry is used

to adjust the delay line according to the phase detec-

tor’s response. Once the data is latched using the

serial clock, the data is demuxed and written into the

respective channel’s FIFO. The receiver supports dif-

ferential CML compatible inputs for copper or fiber

optic Physical Media Dependent (PMD) interfaces with

excellent signal integrity. The chip requires a +1.8 V

power supply and dissipates 3.6 W.

- PLL loop bandwidth select

•

Single PLL provides clock recovery

Twelve independent low jitter Delay Lines and

Phase Detector units provide phase alignment

of data and clock

•

High signal integrity line side data inputs

- Internal 100 Ω line to line terminations

2.5 V tolerant CMOS inputs

Single +1.8 V power supply

3.6 W power dissipation (typ)

•

Compact 17 mm x 17 mm 256-pin FCPBGA

package

APPLICATIONS

Figure 1 shows the S2095 and S2096 (1.86624 Gbps

12 Channel Transmit Device) in a Parallel Optical

Interface application. Figure 2 shows the S2095 and

S2096 with 12 channel transmit and receive optical

modules to demonstrate a terabit router application

using a parallel fiber interface. Figure 3 is the input/

output diagram. Figure 4 shows the receive block

diagram.

•

Digital Crossconnect applications

Serial Backplane system interfaces

Parallel Fiber interfaces

Terabit Router applications

Optical Backplanes

Figure 1. System Overview

Parallel Optical Fiber

Channel

Transmit

Optical

MAC

(ASIC)

S2096

Module

12 CHANNEL

PARALLEL FIBER

OPTICAL INTERFACE

Channel

Receive

Optical

Module

MAC

(ASIC)

S2095

Parallel Optical Fiber

AMCC Confidential and Proprietary

12 3 4 5 6 7...37

中文翻译

下载PDF

与S2095PB相关器件

型号	品牌	获取价格	描述	数据表
S2095PB11	AMCC	获取价格	Telecom Circuit, 1-Func, CMOS, PBGA256, 17 X 17 MM, PLASTIC, BGA-256
S2095PB20	AMCC	获取价格	Telecom Circuit, 1-Func, CMOS, PBGA256, 17 X 17 MM, PLASTIC, BGA-256
S2096PB20	AMCC	获取价格	Telecom Circuit, 1-Func, CMOS, PBGA256, 17 X 17 MM, PLASTIC, BGA-256
S209R	MINMAX	获取价格	2W, Low Cost DIP, Single & Dual Output DC/DC Converters
S20A1870N1	ANAREN	获取价格	Directional Coupler, 1750MHz Min, 1990MHz Max, 0.25dB Insertion Loss-Max, SURFACE MOUNT PA
S20A2500W1	ANAREN	获取价格	Directional Coupler, 2000MHz Min, 3000MHz Max, 0.25dB Insertion Loss-Max, SURFACE MOUNT PA
S20A-5SDAC	BOURNS	获取价格	DC-DC Regulated Power Supply Module, 1 Output, Hybrid, SIP-27
S20A-5SDAC-L	BOURNS	获取价格	DC-DC Regulated Power Supply Module, 1 Output, Hybrid, SIP-27
S20A-5SDAC-L2	BOURNS	获取价格	DC-DC Regulated Power Supply Module, 1 Output, Hybrid, SIP-27
S20A888N1	ETC	获取价格	Directional Couplers

与S2095PB相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

4
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

2
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

23
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

24

产品中心

服务支持

精选活动

关于我们

帮助中心

S2095PB

S2095PB 技术参数

S2095PB 数据手册

与S2095PB相关器件

与S2095PB相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

S2095PB

S2095PB 技术参数

S2095PB 数据手册

与S2095PB相关器件

与S2095PB相关文章

您还可以找

您在本页遇到什么问题？