PLL130-05

更新时间： 2024-11-10 10:08:39

品牌	Logo	应用领域
PLL		转换器
页数	文件大小	规格书
4页	208K
描述
High Speed Translator Buffer to PECL (Enable Low)

阅读下载

中文翻译

获取价格

如果您发现信息不准确，欢迎纠错

PLL130-05 数据手册

PLL130-05

High Speed Translator Buffer to PECL (Enable Low)

FEATURES

PIN CONFIGURATION

(TOP VIEW)

•

Differential PECL output

Single AC coupled input (min. 100mV swing).

Input range from DC to 1.0 GHz.

2.5V to 3.3V operation.

Available in 3x3mm QFN.

GND

PECL_BAR

VDD

¹⁴PLL130-05

GND

PECL

OE^V

GND

DESCRIPTION

The PLL130-05 is a low cost, high performance,

high speed, buffer that reproduces any input fre-

quency from DC to 1.3GHz. It provides one pair

of differential PECL outputs. Any input signal

with at least 100mV swing can be used as refer-

ence signal. This chip is ideal for conversion

from sine wave, TTL, CMOS, or LVDS to PECL.

Note: denotes internal pull down

BLOCK DIAGRAM

PECL_BAR

PECL

Input

Amplifier

REF_IN

47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 09/09/04 Page 1

12 3 4

中文翻译

下载PDF

型号	品牌	获取价格	描述	数据表
PLL130-05QC	PLL	获取价格	High Speed Translator Buffer to PECL (Enable Low)
PLL130-05QC-R	PLL	获取价格	High Speed Translator Buffer to PECL (Enable Low)
PLL130-05QI	PLL	获取价格	High Speed Translator Buffer to PECL (Enable Low)
PLL130-05SC	PLL	获取价格	High Speed Translator Buffer to PECL (Enable Low)
PLL130-05SI	PLL	获取价格	High Speed Translator Buffer to PECL (Enable Low)
PLL130-07	PLL	获取价格	High Speed Translator Buffer to CMOS (Selectable Drive)
PLL130-07AOC-R	PLL	获取价格	Interface Circuit, PDSO8,
PLL130-07AQC-R	PLL	获取价格	Interface Circuit, PQCC16,
PLL130-07ASC	PLL	获取价格	Interface Circuit, PDSO8,
PLL130-07ASC-R	PLL	获取价格	Interface Circuit, PDSO8,