5秒后页面跳转
PI6C2402 PDF预览

PI6C2402

更新时间: 2024-11-25 23:27:39
品牌 Logo 应用领域
其他 - ETC 时钟驱动器
页数 文件大小 规格书
4页 141K
描述
Clock IC | 1 Output Zero-Delay Clock Driver w/ Ext. Loopback. 2X Multiplier

PI6C2402 数据手册

 浏览型号PI6C2402的Datasheet PDF文件第2页浏览型号PI6C2402的Datasheet PDF文件第3页浏览型号PI6C2402的Datasheet PDF文件第4页 
PI6C2402  
Phase-Locked Loop Clock Driver  
ProductFeatures  
ProductDescription  
The PI6C2402 features a low-skew, low-jitter, phase-locked loop  
(PLL)clockdriver. ByconnectingthefeedbackCLK_OUToutput  
to the feedback FB_IN input, the propagation delay from the  
CLK_INinputtoanyclockoutputwillbenearlyzero.ThePI6C2402  
provides 2X CLK_IN on CLK_OUT output.  
2X CLK_INonCLK_OUT  
High-PerformancePhase-Locked-LoopClockDistribution  
for Networking, ATM, 100/134 MHz Registered DIMM  
Synchronous DRAM modules for server/workstation/  
PC applications  
Application  
Zero Input-to-Output delay  
Ifthe system designerneedsmore than16outputswiththe features  
just described, using two or more zero-delay buffers such as  
PI6C2509Q,andPI6C2510Q,islikelytobeimpractical.Thedevice-  
to-device skew introduced can significantly reduce the perfor-  
mance. Pericom recommends the use of a zero-delay buffer and an  
eighteen output non-zero-delay buffer. As shown in  
Figure1,thiscombinationproducesazero-delaybufferwithallthe  
signal characteristics of the original zero-delay buffer, but with as  
manyoutputsasthenon-zero-delaybufferpart.Forexample,when  
combined with an eighteen output non-zero delay buffer, a system  
designer can create a seventeen-output zero-delay buffer.  
Lowjitter:Cycle-to-Cyclejitter±100psmax.  
On-chip series damping resistor at clock output drivers  
for low noise and EMI reduction  
Operatesat3.3VV  
CC  
Wide range of Clock Frequencies  
Package:  
Plastic8-pinSOICPackage(W)  
LogicBlockDiagram  
ProductPinConfiguration  
CLK_IN  
PLL  
CLK_OUT  
FB_IN  
2
S
1
CLK_IN  
AV  
8
7
6
5
FB_IN  
CC  
V
CC  
8-Pin  
W
2
3
4
AGND  
GND  
S
CLK_OUT  
Feedback  
ControlInput  
18 Output  
CLK_OUT Non-Zero  
S
Output Source  
PLL  
PLL Shutdown  
Zero Delay  
Buffer  
PI6C2402  
Delay  
Buffer  
17  
1
0
N
Y
Reference  
Clock  
CLK_IN  
Signal  
Figure1.ThisCombinationProvidesZero-DelayBetweenthe  
Reference Clocks Signal and 17 Outputs  
PS8418C  
08/02/02  
1

与PI6C2402相关器件

型号 品牌 获取价格 描述 数据表
PI6C2402W PERICOM

获取价格

PLL Based Clock Driver, 6C Series, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.
PI6C2402WE DIODES

获取价格

PLL Based Clock Driver,
PI6C2402WEX DIODES

获取价格

PLL Based Clock Driver,
PI6C2402-WI PERICOM

获取价格

6C SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8, 0.150 IN
PI6C2402WIE PERICOM

获取价格

6C SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8, 0.150 IN
PI6C2402-WIE PERICOM

获取价格

PLL Based Clock Driver, 6C Series, 1 True Output(s), 0 Inverted Output(s), PDSO8, 0.150 IN
PI6C2402-WIX PERICOM

获取价格

6C SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8, 0.150 IN
PI6C2404A PERICOM

获取价格

Zero-Delay Clock Buffer
PI6C2404A-1 PERICOM

获取价格

Zero-Delay Clock Buffer
PI6C2404A-1I ETC

获取价格

Clock IC | 2+2 Output Zero-Delay Clock Driver. 10 to 133 MHz