5秒后页面跳转
PI6C2402WIE PDF预览

PI6C2402WIE

更新时间: 2024-11-26 14:26:55
品牌 Logo 应用领域
百利通 - PERICOM 驱动光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
4页 308K
描述
6C SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8, 0.150 INCH, GREEN, PLASTIC, SOIC-8

PI6C2402WIE 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP, SOP8,.25针数:8
Reach Compliance Code:compliant风险等级:5.47
系列:6C输入调节:STANDARD
JESD-30 代码:R-PDSO-G8JESD-609代码:e3
长度:4.9 mm逻辑集成电路类型:CLOCK DRIVER
湿度敏感等级:1功能数量:1
反相输出次数:端子数量:8
实输出次数:1最高工作温度:85 °C
最低工作温度:-40 °C输出特性:SERIES-RESISTOR
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP8,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
座面最大高度:1.75 mm子类别:Clock Drivers
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:MATTE TIN
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:3.9 mmBase Number Matches:1

PI6C2402WIE 数据手册

 浏览型号PI6C2402WIE的Datasheet PDF文件第2页浏览型号PI6C2402WIE的Datasheet PDF文件第3页浏览型号PI6C2402WIE的Datasheet PDF文件第4页 
PI6C2402  
Phase-Locked Loop Clock Driver  
Description  
Features  
The PI6C2402 features a low-skew, low-jitter, Phase-Locked Loop  
(PLL) clock driver. By connecting the feedback CLK_OUT out-  
put to the feedback FB_IN input, the propagation delay from the  
CLK_INinputtoanyclockoutputwillbenearlyzero.ThePI6C2402  
provides 2X CLK_IN on CLK_OUT output.  
Clock doubler  
High-Performance Phase-Locked-Loop Clock Distribution for  
Networking, ATM, 100 MHz and 134 MHz Registered DIMM  
Synchronous DRAM modules for server, workstation, and PC  
applications  
Applications  
Zero Input-to-Output delay  
If the system designer needs more than 16 outputs with the fea-  
tures just described, using two or more zero-delay buffers such  
as the PI6C2509, and the PI6C2510, are likely to be impractical.  
The device-to-device skew introduced can significantly reduce  
the performance. Pericom recommends the use of a zero-delay  
buffer and an eighteen output non-zero-delay buffer. As shown in  
Figure 1, this combination produces a zero-delay buffer with all the  
signal characteristics of the original zero-delay buffer, but with as  
many outputs as the non-zero-delay buffer part. For example, when  
combined with an eighteen output non-zero delay buffer, a system  
designer can create a seventeen-output zero-delay buffer.  
Cycle-to-Cycle jitter ±150ps max.  
On-chip series damping resistor at clock output drivers  
for low noise and EMI reduction  
Operates at 3.3V V  
CC  
Packaging (Pb-free & Green available):  
— 8-pin SOIC Package (W)  
Block Diagram  
Pin Configuration  
1
CLK_IN  
AVCC  
8
7
6
5
FB_IN  
VCC  
GND  
S
CLK_IN  
FB_IN  
CLK_OUT  
PLL  
2
3
4
÷2  
AGND  
S
CLK_OUT  
Control Input  
Feedback  
S
Outputs Source  
PLL  
PLL Shutdown  
Disabled  
HIGH  
LOW  
CLK_IN  
Enabled  
18 Output  
CLK_OUT Non-Zero  
Zero Delay  
Buffer  
PI6C2402  
Delay  
Buffer  
17  
Reference  
Clock  
Signal  
Figure 1. Zero-Delay Buffering Diagram  
PS8418h  
01/25/06  
1

PI6C2402WIE 替代型号

型号 品牌 替代类型 描述 数据表
PI6C2402W PERICOM

功能相似

PLL Based Clock Driver, 6C Series, 1 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.

与PI6C2402WIE相关器件

型号 品牌 获取价格 描述 数据表
PI6C2402-WIE PERICOM

获取价格

PLL Based Clock Driver, 6C Series, 1 True Output(s), 0 Inverted Output(s), PDSO8, 0.150 IN
PI6C2402-WIX PERICOM

获取价格

6C SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8, 0.150 IN
PI6C2404A PERICOM

获取价格

Zero-Delay Clock Buffer
PI6C2404A-1 PERICOM

获取价格

Zero-Delay Clock Buffer
PI6C2404A-1I ETC

获取价格

Clock IC | 2+2 Output Zero-Delay Clock Driver. 10 to 133 MHz
PI6C2404A-1W PERICOM

获取价格

Zero-Delay Clock Buffer
PI6C2404A-1WE PERICOM

获取价格

Zero-Delay Clock Buffer
PI6C2404A-1WEX PERICOM

获取价格

暂无描述
PI6C2404A-1WI PERICOM

获取价格

Zero-Delay Clock Buffer
PI6C2404A-1WIE PERICOM

获取价格

Zero-Delay Clock Buffer