5秒后页面跳转
NBSG16VSMAHTBG PDF预览

NBSG16VSMAHTBG

更新时间: 2024-11-19 13:11:59
品牌 Logo 应用领域
安森美 - ONSEMI 驱动器
页数 文件大小 规格书
12页 139K
描述
暂无描述

NBSG16VSMAHTBG 数据手册

 浏览型号NBSG16VSMAHTBG的Datasheet PDF文件第2页浏览型号NBSG16VSMAHTBG的Datasheet PDF文件第3页浏览型号NBSG16VSMAHTBG的Datasheet PDF文件第4页浏览型号NBSG16VSMAHTBG的Datasheet PDF文件第5页浏览型号NBSG16VSMAHTBG的Datasheet PDF文件第6页浏览型号NBSG16VSMAHTBG的Datasheet PDF文件第7页 
NBSG16  
2.5V/3.3VꢀSiGe Differential  
Receiver/Driver with  
RSECL* Outputs  
*Reduced Swing ECL  
http://onsemi.com  
MARKING DIAGRAMS*  
Description  
The NBSG16 is a differential receiver/driver targeted for high  
frequency applications. The device is functionally equivalent to the  
EP16 and LVEP16 devices with much higher bandwidth and lower  
EMI capabilities.  
Inputs incorporate internal 50 W termination resistors and accept  
NECL (Negative ECL), PECL (Positive ECL), HSTL, LVTTL,  
LVCMOS, CML, or LVDS. Outputs are RSECL (Reduced Swing  
ECL), 400 mV.  
SG  
16  
ALYW  
FCBGA−16  
BA SUFFIX  
CASE 489  
16  
The V and V  
pins are internally generated voltage supplies  
BB  
MM  
1
available to this device only. The V is used as a reference voltage  
BB  
for single−ended NECL or PECL inputs and the V  
reference voltage for LVCMOS inputs. For all single−ended input  
conditions, the unused complementary differential input is connected  
pin is used as a  
SG  
16  
MM  
QFN−16  
MN SUFFIX  
CASE 485G  
ALYWG  
G
to V or V  
as a switching reference voltage. V or V  
may  
BB  
MM  
BB  
MM  
also rebias AC coupled inputs. When used, decouple V and V  
BB  
MM  
via a 0.01 mF capacitor and limit current sourcing or sinking to 0.5 mA.  
When not used, V and V  
outputs should be left open.  
BB  
MM  
A
L
Y
W
G
= Assembly Location  
= Wafer Lot  
= Year  
= Work Week  
= Pb−Free Package  
Features  
Maximum Input Clock Frequency > 12 GHz Typical  
Maximum Input Data Rate > 12 Gb/s Typical  
120 ps Typical Propagation Delay  
(Note: Microdot may be in either location)  
40 ps Typical Rise and Fall Times  
*For additional marking information, refer to  
Application Note AND8002/D.  
RSPECL Output with Operating Range: V = 2.375 V to 3.465 V  
CC  
with V = 0 V  
EE  
RSNECL Output with RSNECL or NECL Inputs with  
Operating Range: V = 0 V with V = −2.375 V to −3.465 V  
CC  
EE  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 10 of this data sheet.  
RSECL Output Level (400 mV Peak−to−Peak Output), Differential  
Output Only  
50 W Internal Input Termination Resistors  
Compatible with Existing 2.5 V/3.3 V LVEP, EP, and LVEL Devices  
V and V  
Reference Voltage Output  
BB  
MM  
Pb−Free Packages are Available  
© Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
July, 2006 − Rev. 14  
NBSG16/D  

与NBSG16VSMAHTBG相关器件

型号 品牌 获取价格 描述 数据表
NBSG16VSMN ONSEMI

获取价格

2.5V/3.3V SiGe Differential Receiver/Driver with Variable Output Swing
NBSG16VSMNG ONSEMI

获取价格

2.5V/3.3V SiGe Differential Receiver/Driver with Variable Output Swing
NBSG16VSMNHTBG ONSEMI

获取价格

SiGe Differential Driver / Receiver with Variable Output Swing, QFN16, 3x3, 0.5P, 100-REEL
NBSG16VSMNR2 ONSEMI

获取价格

2.5V/3.3V SiGe Differential Receiver/Driver with Variable Output Swing
NBSG16VSMNR2 ROCHESTER

获取价格

LINE TRANSCEIVER, QCC16, QFN-16
NBSG16VSMNR2G ONSEMI

获取价格

2.5V/3.3V SiGe Differential Receiver/Driver with Variable Output Swing
NBSG53A ONSEMI

获取价格

2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset
NBSG53A/D ETC

获取价格

2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset
NBSG53A_06 ONSEMI

获取价格

2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip−Flop/Clock Divider with
NBSG53A_14 ONSEMI

获取价格

2.5 V/3.3 V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider