NBSG53AMNG

更新时间： 2024-11-19 03:18:43

品牌	Logo	应用领域
安森美 - ONSEMI		时钟驱动器触发器逻辑集成电路
页数	文件大小	规格书
18页	153K
描述
2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip−Flop/Clock Divider with Reset and OLS

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

NBSG53AMNG 技术参数

是否无铅：	不含铅	生命周期：	End Of Life
零件包装代码：	QFN	包装说明：	HVQCCN, LCC16,.12SQ,20
针数：	16	Reach Compliance Code：	compliant
HTS代码：	8542.39.00.01	Factory Lead Time：	1 week
风险等级：	6.31	其他特性：	NECL MODE: VCC = 0V WITH VEE = -2.375V TO -3.465V
系列：	53	输入调节：	DIFFERENTIAL
JESD-30 代码：	S-XQCC-N16	长度：	3 mm
逻辑集成电路类型：	LOW SKEW CLOCK DRIVER	湿度敏感等级：	1
功能数量：	1	反相输出次数：
端子数量：	16	实输出次数：	1
最高工作温度：	85 °C	最低工作温度：	-40 °C
封装主体材料：	UNSPECIFIED	封装代码：	HVQCCN
封装等效代码：	LCC16,.12SQ,20	封装形状：	SQUARE
封装形式：	CHIP CARRIER	峰值回流温度（摄氏度）：	260
电源：	-2.5/-3.3/2.5/3.3 V	Prop。Delay @ Nom-Sup：	0.275 ns
传播延迟（tpd）：	0.285 ns	认证状态：	Not Qualified
座面最大高度：	1 mm	子类别：	Clock Drivers
最大供电电压 (Vsup)：	3.465 V	最小供电电压 (Vsup)：	2.375 V
标称供电电压 (Vsup)：	2.5 V	表面贴装：	YES
温度等级：	INDUSTRIAL	端子面层：	Nickel/Gold/Palladium (Ni/Au/Pd)
端子形式：	NO LEAD	端子节距：	0.5 mm
端子位置：	QUAD	处于峰值回流温度下的最长时间：	40
宽度：	3 mm	Base Number Matches：	1

NBSG53AMNG 数据手册

NBSG53A

2.5V/3.3VꢀSiGe Selectable

Differential Clock and Data

D Flip−Flop/Clock Divider

with Reset and OLS*

http://onsemi.com

MARKING

The NBSG53A is a multi−function differential D flip−flop (DFF) or

fixed divide by two (DIV/2) clock generator. This is a part of the

GigaComm™ family of high performance Silicon Germanium

products. A strappable control pin is provided to select between the

two functions. The device is housed in a low profile 4x4 mm 16−pin

Flip−Chip BGA (FCBGA) or a 3x3 mm 16 pin QFN package.

The NBSG53A is a device with data, clock, OLS*, reset, and select

inputs. Differential inputs incorporate internal 50 W termination

resistors and accept NECL (Negative ECL), PECL (Positive ECL),

LVCMOS/LVTTL, CML, or LVDS. The OLS* input is used to

program the peak−to−peak output amplitude between 0 and 800 mV

in five discrete steps. The RESET and SELECT inputs are

single−ended and can be driven with either LVECL or

LVCMOS/LVTTL input levels.

DIAGRAM**

53A

LYW

FCBGA−16

BA SUFFIX

CASE 489

53A

ALYWG

Data is transferred to the outputs on the positive edge of the clock.

The differential clock inputs of the NBSG53A allow the device to also

be used as a negative edge triggered device.

QFN−16

MN SUFFIX

CASE 485G

Features

= Assembly Location

= Wafer Lot

= Year

= Work Week

= Pb−Free Package

• Maximum Input Clock Frequency (DFF) > 8 GHz Typical

(See Figures 4, 6, 8, 10, and 11)

• Maximum Input Clock Frequency (DIV/2) > 10 GHz Typical

(See Figures 5, 7, 9, 10, and 11)

(Note: Microdot may be in either location)

• 210 ps Typical Propagation Delay (OLS = FLOAT)

*For additional marking information, refer to

Application Note AND8002/D.

• 45 ps Typical Rise and Fall Times (OLS = FLOAT)

• DIV/2 Mode (Active with Select Low)

• DFF Mode (Active with Select High)

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 16 of this data sheet.

• Selectable Swing PECL Output with Operating Range: V = 2.375 V

to 3.465 V with V = 0 V

• Selectable Swing NECL Output with NECL Inputs with

Operating Range: V = 0 V with V = −2.375 V to −3.465 V

• Selectable Output Level (0 V, 200 mV, 400 mV, 600 mV, or 800 mV

Peak−to−Peak Output)

• 50 W Internal Input Termination Resistors on all Differential Inputs

• Pb−Free Packages are Available

*Output Level Select

Semiconductor Components Industries, LLC, 2006

Publication Order Number:

July, 2006 − Rev. 8

NBSG53A/D

12 3 4 5 6 7...18

中文翻译

下载PDF

NBSG53AMNG 替代型号

型号	品牌	替代类型	描述	数据表
NBSG53AMNHTBG	ONSEMI	完全替代	2.5 V/3.3 V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider
NBSG53AMNR2G	ONSEMI	完全替代	2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip−Flop/Clock Divider with
NBSG53AMNR2	ONSEMI	功能相似	2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset

与NBSG53AMNG相关器件

型号	品牌	获取价格	描述	数据表
NBSG53AMNHTBG	ONSEMI	获取价格	2.5 V/3.3 V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider
NBSG53AMNR2	ONSEMI	获取价格	2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset
NBSG53AMNR2G	ONSEMI	获取价格	2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip−Flop/Clock Divider with
NBSG53MN	ONSEMI	获取价格	LOW SKEW CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC16, 3 X 3 MM, QFN-16
NBSG72A	ONSEMI	获取价格	2.5V/3.3VSiGe Differential 2 X 2 Crosspoint Switch with Output Level Select
NBSG72A_06	ONSEMI	获取价格	2.5V/3.3V SiGe Differential 2 x 2 Crosspoint Switch with Output Level Select
NBSG72AMN	ONSEMI	获取价格	2.5V/3.3VSiGe Differential 2 X 2 Crosspoint Switch with Output Level Select
NBSG72AMN/D	ETC	获取价格	2.5V/3.3V_SiGe Differential 2 X 2 Crosspoint Switch with Output Level Select
NBSG72AMNEVB	ONSEMI	获取价格	2.5V/3.3V SiGe Differential 2 x 2 Crosspoint Switch with Output Level Select
NBSG72AMNG	ONSEMI	获取价格	2.5V/3.3VSiGe Differential 2 X 2 Crosspoint Switch with Output Level Select

与NBSG53AMNG相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

22
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

14
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

44
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

43

产品中心

服务支持

精选活动

关于我们

帮助中心

NBSG53AMNG

NBSG53AMNG 技术参数

NBSG53AMNG 数据手册

NBSG53AMNG 替代型号

与NBSG53AMNG相关器件

与NBSG53AMNG相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

NBSG53AMNG

NBSG53AMNG 技术参数

NBSG53AMNG 数据手册

NBSG53AMNG 替代型号

与NBSG53AMNG相关器件

与NBSG53AMNG相关文章

您还可以找

您在本页遇到什么问题？