5秒后页面跳转
捷配首页

Datasheet > 驱动程序和接口 > 线路驱动器或接收器> NBSG16VSMNR2
NBSG16VSMNR2 PDF预览

NBSG16VSMNR2

更新时间： 2024-11-19 03:46:59
品牌 Logo 应用领域
安森美 - ONSEMI 线路驱动器或接收器驱动程序和接口接口集成电路
页数 文件大小 规格书
14页 193K
描述
2.5V/3.3V SiGe Differential Receiver/Driver with Variable Output Swing

阅读下载

中文翻译

获取价格

NBSG16VSMNR2 技术参数

是否Rohs认证：不符合生命周期：Obsolete
零件包装代码：QFN包装说明：QFN-16
针数：16Reach Compliance Code：not_compliant
ECCN代码：EAR99HTS代码：8542.39.00.01
风险等级：5.23Is Samacsys：N
其他特性：NECL MODE: VCC = 0V WITH VEE = -2.375V TO -3.465V差分输出：YES
驱动器位数：1高电平输入电流最大值：0.0001 A
输入特性：DIFFERENTIAL接口集成电路类型：LINE TRANSCEIVER
接口标准：GENERAL PURPOSEJESD-30 代码：S-XQCC-N16
JESD-609代码：e0长度：3 mm
功能数量：1端子数量：16
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：UNSPECIFIED封装代码：HVQCCN
封装等效代码：LCC16,.12SQ,20封装形状：SQUARE
封装形式：CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度（摄氏度）：240
电源：+-2.5/+-3.3 V认证状态：Not Qualified
最大接收延迟：0.18 ns接收器位数：1
座面最大高度：1 mm子类别：Line Driver or Receivers
最大供电电压：3.465 V最小供电电压：2.375 V
标称供电电压：2.5 V表面贴装：YES
温度等级：INDUSTRIAL端子面层：Tin/Lead (Sn90Pb10)
端子形式：NO LEAD端子节距：0.5 mm
端子位置：QUAD处于峰值回流温度下的最长时间：30
最大传输延迟：0.18 ns宽度：3 mm
Base Number Matches：1

NBSG16VSMNR2 数据手册

 浏览型号NBSG16VSMNR2的Datasheet PDF文件第2页浏览型号NBSG16VSMNR2的Datasheet PDF文件第3页浏览型号NBSG16VSMNR2的Datasheet PDF文件第4页浏览型号NBSG16VSMNR2的Datasheet PDF文件第5页浏览型号NBSG16VSMNR2的Datasheet PDF文件第6页浏览型号NBSG16VSMNR2的Datasheet PDF文件第7页 
NBSG16VS  
2.5V/3.3VꢀSiGe Differential  
Receiver/Driver with  
Variable Output Swing  
Description  
http://onsemi.com  
MARKING DIAGRAMS*  
The NBSG16VS is a differential receiver/driver targeted for high  
frequency applications that require variable output swing. The device  
is functionally equivalent to the EP16VS device with much higher  
bandwidth and lower EMI capabilities. This device may be used for  
applications driving VCSEL lasers.  
Inputs incorporate internal 50 ꢀ termination resistors and accept  
NECL (Negative ECL), PECL (Positive ECL), LVTTL, LVCMOS,  
CML, or LVDS. The output amplitude is varied by applying a voltage  
SG  
11  
ALYW  
FCBGA−16  
BA SUFFIX  
CASE 489  
to the V  
input pin. Outputs are variable swing ECL from 100 mV  
CTRL  
to 750 mV amplitude, optimized for operation from V − V  
=
CC  
EE  
3.0 V to 3.465 V.  
16  
The V and V  
pins are internally generated voltage supplies  
1
BB  
MM  
available to this device only. The V is used as a reference voltage  
BB  
SG  
16VS  
ALYWG  
G
for single−ended NECL or PECL inputs and the V  
pin is used as a  
MM  
QFN−16  
MN SUFFIX  
CASE 485G  
reference voltage for LVCMOS inputs. For single−ended input  
operation, the unused complementary differential input is connected to  
V
BB  
or V  
as a switching reference voltage. V or V  
may also  
MM  
BB  
MM  
rebias AC coupled inputs. When used, decouple V and V  
via a  
BB  
MM  
0.01 ꢁ F capacitor and limit current sourcing or sinking to 0.5 mA.  
A
L
= Assembly Location  
= Wafer Lot  
When not used, V and V  
outputs should be left open.  
BB  
MM  
Y
W
G
= Year  
= Work Week  
= Pb−Free Package  
Features  
• Maximum Input Clock Frequency up to 12 GHz Typical  
• Maximum Input Data Rate up to 12 Gb/s Typical  
(Note: Microdot may be in either location)  
• 40 ps Typical Rise and Fall Times (V  
• 120 ps Typical Propagation Delay (V  
= V − 1 V)  
CTRL  
CC  
= V − 1 V)  
CTRL  
CC  
*For additional marking information, refer to  
Application Note AND8002/D.  
• Variable Swing PECL Output with Operating Range: V = 2.375 V to  
CC  
3.465 V with V = 0 V  
EE  
• Variable Swing NECL Output with NECL Inputs with  
Operating Range: V = 0 V with V = −2.375 V to −3.465 V  
ORDERING INFORMATION  
CC  
EE  
See detailed ordering and shipping information in the package  
dimensions section on page 12 of this data sheet.  
• Output Level (100 mV to 750 mV Peak−to−Peak Output;  
− V = 3.0 V to 3.465 V), Differential Output Only  
V
CC  
EE  
• 50 ꢀ Internal Input Termination Resistors  
• Compatible with Existing 2.5 V/3.3 V EP Devices  
• V and V  
Reference Voltage Output  
BB  
MM  
• Pb−Free Packages are Available  
© Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
July, 2006 − Rev. 7  
NBSG16VS/D  
1234567...14

中文翻译

下载PDF

NBSG16VSMNR2 替代型号

型号 品牌 替代类型 描述 数据表
NBSG16VSMNR2G ONSEMI

完全替代

 2.5V/3.3V SiGe Differential Receiver/Driver with Variable Output Swing
NBSG16VSMNG ONSEMI

完全替代

 2.5V/3.3V SiGe Differential Receiver/Driver with Variable Output Swing

与NBSG16VSMNR2相关器件

型号 品牌 获取价格 描述 数据表
NBSG16VSMNR2G ONSEMI

获取价格

 		2.5V/3.3V SiGe Differential Receiver/Driver with Variable Output Swing
NBSG53A ONSEMI

获取价格

 		2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset
NBSG53A/D ETC

获取价格

 		2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset
NBSG53A_06 ONSEMI

获取价格

 		2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip−Flop/Clock Divider with
NBSG53A_14 ONSEMI

获取价格

 		2.5 V/3.3 V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider
NBSG53ABA ONSEMI

获取价格

 		2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset
NBSG53ABAEVB ONSEMI

获取价格

 		2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset
NBSG53ABAG ONSEMI

获取价格

 		53 SERIES, LOW SKEW CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA16, 4 X 4 MM
NBSG53ABAHTBG ONSEMI

获取价格

 		IC 53 SERIES, LOW SKEW CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA16, 4 X 4
NBSG53ABAR2 ONSEMI

获取价格

 		2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset

与NBSG16VSMNR2相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证