5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> NBSG53ABA
NBSG53ABA PDF预览

NBSG53ABA

更新时间： 2024-11-18 22:27:55
品牌 Logo 应用领域
安森美 - ONSEMI 时钟驱动器触发器逻辑集成电路
页数 文件大小 规格书
18页 135K
描述
2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset and OLS

阅读下载

中文翻译

获取价格

NBSG53ABA 技术参数

是否Rohs认证：不符合生命周期：Obsolete
零件包装代码：BGA包装说明：4 X 4 MM, PLASTIC, FCBGA-16
针数：16Reach Compliance Code：not_compliant
HTS代码：8542.39.00.01风险等级：5.73
Is Samacsys：N其他特性：NECL MODE: VCC = 0V WITH VEE = -2.375V TO -3.465V
系列：53输入调节：DIFFERENTIAL
JESD-30 代码：S-PBGA-B16JESD-609代码：e0
长度：4 mm逻辑集成电路类型：LOW SKEW CLOCK DRIVER
湿度敏感等级：3功能数量：1
反相输出次数：端子数量：16
实输出次数：1最高工作温度：70 °C
最低工作温度：-40 °C封装主体材料：PLASTIC/EPOXY
封装代码：LBGA封装等效代码：BGA16,4X4,40
封装形状：SQUARE封装形式：GRID ARRAY, LOW PROFILE
峰值回流温度（摄氏度）：240电源：-2.5/-3.3/2.5/3.3 V
Prop。Delay @ Nom-Sup：0.275 ns传播延迟（tpd）：0.275 ns
认证状态：Not Qualified座面最大高度：1.4 mm
子类别：Clock Drivers最大供电电压 (Vsup)：3.465 V
最小供电电压 (Vsup)：2.375 V标称供电电压 (Vsup)：2.5 V
表面贴装：YES温度等级：OTHER
端子面层：Tin/Lead (Sn/Pb)端子形式：BALL
端子节距：1 mm端子位置：BOTTOM
处于峰值回流温度下的最长时间：30宽度：4 mm
Base Number Matches：1

NBSG53ABA 数据手册

 浏览型号NBSG53ABA的Datasheet PDF文件第2页浏览型号NBSG53ABA的Datasheet PDF文件第3页浏览型号NBSG53ABA的Datasheet PDF文件第4页浏览型号NBSG53ABA的Datasheet PDF文件第5页浏览型号NBSG53ABA的Datasheet PDF文件第6页浏览型号NBSG53ABA的Datasheet PDF文件第7页 
NBSG53A  
2.5V/3.3VꢀSiGe Selectable  
Differential Clock and Data  
D Flip−Flop/Clock Divider  
with Reset and OLS*  
http://onsemi.com  
MARKING  
The NBSG53A is a multi−function differential D flip−flop (DFF) or  
fixed divide by two (DIV/2) clock generator. This is a part of the  
GigaComm  
family of high performance Silicon Germanium  
DIAGRAM**  
products. A strappable control pin is provided to select between the  
two functions. The device is housed in a low profile 4x4 mm 16−pin  
Flip−Chip BGA (FCBGA) or a 3x3 mm 16 pin QFN package.  
The NBSG53A is a device with data, clock, OLS, reset, and select  
inputs. Differential inputs incorporate internal 50 W termination  
resistors and accept NECL (Negative ECL), PECL (Positive ECL),  
LVCMOS/LVTTL, CML, or LVDS. The OLS input is used to  
program the peak−to−peak output amplitude between 0 and 800 mV  
in five discrete steps. The RESET and SELECT inputs are  
single−ended and can be driven with either LVECL or  
LVCMOS/LVTTL input levels.  
SG  
53A  
LYW  
FCBGA−16  
BA SUFFIX  
CASE 489  
SG53A  
ALYW  
Data is transferred to the outputs on the positive edge of the clock.  
The differential clock inputs of the NBSG53A allow the device to also  
be used as a negative edge triggered device.  
QFN−16  
MN SUFFIX  
CASE 485G  
A = Assembly Location  
L = Wafer Lot  
• Maximum Input Clock Frequency (DFF) > 8 GHz Typical  
(See Figures 4, 6, 8, 10, and 11)  
Y = Year  
W = Work Week  
• Maximum Input Clock Frequency (DIV/2) > 10 GHz Typical  
(See Figures 5, 7, 9, 10, and 11)  
**For further details, refer to Application  
Note AND8002/D  
• 210 ps Typical Propagation Delay (OLS = FLOAT)  
• 45 ps Typical Rise and Fall Times (OLS = FLOAT)  
• DIV/2 Mode (Active with Select Low)  
• DFF Mode (Active with Select High)  
Board  
Description  
NBSG53ABAEVB NBSG53ABA Evaluation Board  
• Selectable Swing PECL Output with Operating Range: V = 2.375 V  
CC  
to 3.465 V with V = 0 V  
EE  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 16 of this data sheet.  
• Selectable Swing NECL Output with NECL Inputs with  
Operating Range: V = 0 V with V = −2.375 V to −3.465 V  
CC  
EE  
• Selectable Output Level (0 V, 200 mV, 400 mV, 600 mV, or 800 mV  
Peak−to−Peak Output)  
• 50 W Internal Input Termination Resistors on all Differential Inputs  
*Output Level Select  
Semiconductor Components Industries, LLC, 2004  
1
Publication Order Number:  
March, 2004 − Rev. 5  
NBSG53A/D  
1234567...18

中文翻译

下载PDF

NBSG53ABA 替代型号

型号 品牌 替代类型 描述 数据表
NBSG53AMAG ONSEMI

类似代替

 暂无描述
NBSG53ABAR2 ONSEMI

类似代替

 2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset

与NBSG53ABA相关器件

型号 品牌 获取价格 描述 数据表
NBSG53ABAEVB ONSEMI

获取价格

 		2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset
NBSG53ABAG ONSEMI

获取价格

 		53 SERIES, LOW SKEW CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA16, 4 X 4 MM
NBSG53ABAHTBG ONSEMI

获取价格

 		IC 53 SERIES, LOW SKEW CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA16, 4 X 4
NBSG53ABAR2 ONSEMI

获取价格

 		2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset
NBSG53ABAR2G ONSEMI

获取价格

 		53 SERIES, LOW SKEW CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA16, 4 X 4 MM
NBSG53AMA1TBG ONSEMI

获取价格

 		53 SERIES, LOW SKEW CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA16, 4 X 4 MM
NBSG53AMAG ONSEMI

获取价格

 		暂无描述
NBSG53AMAHTBG ONSEMI

获取价格

 		53 SERIES, LOW SKEW CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA16, 4 X 4 MM
NBSG53AMN ONSEMI

获取价格

 		2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset
NBSG53AMNG ONSEMI

获取价格

 		2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip−Flop/Clock Divider with

与NBSG53ABA相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证