Datasheet > MPC9865VMR2

MPC9865VMR2

更新时间： 2024-11-11 20:54:11

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
12页	259K
描述
Clock Generator, PBGA100

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

MPC9865VMR2 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Obsolete	Reach Compliance Code：	compliant
ECCN代码：	EAR99	HTS代码：	8542.39.00.01
风险等级：	5.81	JESD-30 代码：	S-PBGA-B100
JESD-609代码：	e3	湿度敏感等级：	1
端子数量：	100	最高工作温度：	85 °C
最低工作温度：	-40 °C	封装主体材料：	PLASTIC/EPOXY
封装代码：	BGA	封装等效代码：	BGA100,10X10,40
封装形状：	SQUARE	封装形式：	GRID ARRAY
峰值回流温度（摄氏度）：	260	电源：	3.3 V
认证状态：	Not Qualified	子类别：	Clock Generators
标称供电电压：	3.3 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子面层：	MATTE TIN	端子形式：	BALL
端子节距：	1 mm	端子位置：	BOTTOM
处于峰值回流温度下的最长时间：	30	Base Number Matches：	1

MPC9865VMR2 数据手册

MPC9865

Rev 2, May/2006

Freescale Semiconductor

Technical Data

DATA SHEET

Advance Information

MPC9865

Clock Generator for PowerQUICC III

MPC9865

Clock Generator for PowerQUICC III

The MPC9865 is a PLL based clock generator specifically designed for

Freescale Microprocessor and Microcontroller applications including the

PowerPC and PowerQUICC. This device generates a microprocessor input

clock. The microprocessor clock is selectable in output frequency to any of the

commonly used microprocessor input and bus frequencies. The device offers

eight low skew clock outputs in two banks, each configurable to support different

clock frequencies. The extended temperature range of the MPC9865 supports

telecommunication and networking requirements.

MICROPROCESSOR

CLOCK GENERATOR

Features

•

8 LVCMOS outputs for processor and other circuitry

Crystal oscillator or external reference input

25 or 33 MHz Input reference frequency

Selectable output frequencies include = 200, 166, 133,125, 111, 100, 83, 66,

50, 33, or 16 MHz

VF SUFFIX

VM SUFFIX (PB-FREE)

100 MAPBGA PACKAGE

CASE 1462-01

•

Buffered reference clock output (2 copies)

Low cycle-to-cycle and period jitter

100-lead PBGA package

100-lead Pb-free package available

3.3 V supply with 3.3 V or 2.5 V LVCMOS output supplies

Supports computing, networking, telecommunications applications

Ambient temperature range –40°C to +85°C

Functional Description

The MPC9865 uses either a 25 or 33 MHz reference frequency to generate 8 LVCMOS output clocks, of which, the frequency

is selectable from 16 MHz to 200 MHz. The reference is applied to the input of a PLL and multiplied to 2 GHz. Output dividers,

divide this frequency by 10, 12, 15, 16, 18, 20, 24, 30, 40, 60, or 120 to produce output frequencies of 200, 166, 133, 125, 111,

100, 83, 66, 50, 33, or 16 MHz. The single-ended LVCMOS outputs provide 8 low skew outputs for use in driving a microprocessor

or microcontroller clock input as well as other system components. The input reference, either crystal or external input is also

buffered to a separate dual outputs that my be used as the clock source for a Ethernet PHY if desired.

The reference clock may be provided by either an external clock input of 25 or 33 MHz. An internal oscillator requiring a

25 MHz crystal for frequency control may also be used. The external clock source my be applied to either of two clock inputs and

selected via the CLK_SEL control input. Both single ended LVCMOS and differential LVPECL inputs are available. The crystal

oscillator or external clock input is selected via the input pin of XTAL_SEL. Other than the crystal, no external components are

required for crystal oscillator operation. The REF_33 MHz configuration pin is used to select between a 33 and 25 MHz input

frequency.

The MPC9865 is packaged in a 100 lead MAPBGA package to optimize both performance and board density.

IDT™ Clock Generator for PowerQUICC III

MPC9865

Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc

12 3 4 5 6 7...12

中文翻译

下载PDF

与MPC9865VMR2相关器件

型号	品牌	获取价格	描述	数据表
MPC9893	MOTOROLA	获取价格	Low Voltage PLL Intelligent Dynamic Clock (IDCS) Switch
MPC9893AE	NXP	获取价格	9893 SERIES, PLL BASED CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48, 7 X
MPC9893FA	MOTOROLA	获取价格	PLL BASED CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48, 7 X 7 MM, LQFP-48
MPC9893FA	NXP	获取价格	9893 SERIES, PLL BASED CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48, 7 X
MPC9893FAR2	IDT	获取价格	PLL Based Clock Driver, 9893 Series, 12 True Output(s), 0 Inverted Output(s), CMOS, PQFP48
MPC9894	ETC	获取价格	Quad Input Redundant IDCS Clock Generator
MPC9894VF	NXP	获取价格	9894 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA100, 11 X
MPC9894VF	MOTOROLA	获取价格	PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA100, 11 X 11 MM, MAPBG
MPC9894VFR2	NXP	获取价格	PLL Based Clock Driver, 9894 Series, 8 True Output(s), 0 Inverted Output(s), PBGA100, 11 X
MPC9894VM	IDT	获取价格	PLL Based Clock Driver, 9894 Series, 8 True Output(s), 0 Inverted Output(s), PBGA100, 11 X

与MPC9865VMR2相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

23
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

7
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

8
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

31

产品中心

服务支持

精选活动

关于我们

帮助中心

MPC9865VMR2

MPC9865VMR2 技术参数

MPC9865VMR2 数据手册

与MPC9865VMR2相关器件

与MPC9865VMR2相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MPC9865VMR2

MPC9865VMR2 技术参数

MPC9865VMR2 数据手册

与MPC9865VMR2相关器件

与MPC9865VMR2相关文章

您还可以找

您在本页遇到什么问题？