Datasheet > MPC9772AER2

MPC9772AER2

更新时间： 2024-11-12 03:33:51

品牌	Logo	应用领域
摩托罗拉 - MOTOROLA		/
页数	文件大小	规格书
16页	238K
描述
240MHz, OTHER CLOCK GENERATOR, PQFP52, LQFP-52

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MPC9772AER2 数据手册

MOTOROLA

SEMICONDUCTOR TECHNICAL DATA

Order number: MPC9772

Rev 3, 05/2004

3.3V 1:12 LVCMOS PLL Clock

Generator

MPC9772

The MPC9772 is a 3.3V compatible, 1:12 PLL based clock generator

targeted for high performance low-skew clock distribution in mid-range to

high-performance networking, computing and telecom applications. With

output frequencies up to 240 MHz and output skews less than 250 ps the

device meets the needs of the most demanding clock applications.

3.3V 1:12 LVCMOS

PLL CLOCK GENERATOR

Features

•

1:12 PLL based low-voltage clock generator

3.3V power supply

Internal power-on reset

Generates clock signals up to 240 MHz

Maximum output skew of 250 ps

On-chip crystal oscillator clock reference

Two LVCMOS PLL reference clock inputs

External PLL feedback supports zero-delay capability

Various feedback and output dividers (see application section)

Supports up to three individual generated output clock frequencies

FA SUFFIX

52 LEAD LQFP PACKAGE

CASE 848D

Synchronous output clock stop circuitry for each individual output for

power down support

•

Drives up to 24 clock lines

Ambient temperature range –40°C to +85°C

Pin and function compatible to the MPC972

Functional Description

The MPC9772 utilizes PLL technology to frequency lock its outputs onto an input reference clock. Normal operation of the

MPC9772 requires the connection of the PLL feedback output QFB to feedback input FB_IN to close the PLL feedback path. The

reference clock frequency and the divider for the feedback path determine the VCO frequency. Both must be selected to match the

VCO frequency range. The MPC9772 features an extensive level of frequency programmability between the 12 outputs as well as

the output to input relationships, for instance 1:1, 2:1, 3:1, 3:2, 4:1, 4:3, 5:1, 5:2, 5:3, 5:4, 5:6, 6:1, 8:1 and 8:3.

The QSYNC output will indicate when the coincident rising edges of the above relationships will occur. The selectability of the feed-

back frequency is independent of the output frequencies. This allows for very flexible programming of the input reference versus out-

put frequency relationship. The output frequencies can be either odd or even multiples of the input reference. In addition the output

frequency can be less than the input frequency for applications where a frequency needs to be reduced by a non-binary factor. The

MPC9772 also supports the 180° phase shift of one of its output banks with respect to the other output banks. The QSYNC outputs

reflects the phase relationship between the QA and QC outputs and can be used for the generation of system baseline timing signals.

The REF_SEL pin selects the internal crystal oscillator or the LVCMOS compatible inputs as the reference clock signal. Two alter-

native LVCMOS compatible clock inputs are provided for clock redundancy support. The PLL_EN control selects the PLL bypass con-

figuration for test and diagnosis. In this configuration, the selected input reference clock is routed directly to the output dividers

bypassing the PLL. The PLL bypass is fully static and the minimum clock frequency specification and all other PLL characteristics do

not apply.

The outputs can be individually disabled (stopped in logic low state) by programming the serial CLOCK_STOP interface of the

MPC9772. The MPC9772 has an internal power-on reset.

The MPC9772 is fully 3.3V compatible and requires no external loop filter components. All inputs (except XTAL) accept LVCMOS

signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50 Ω transmission lines. For series

terminated transmission lines, each of the MPC9772 outputs can drive one or two traces giving the devices an effective fanout of 1:24.

The device is pin and function compatible to the MPC972 and is packaged in a 52-lead LQFP package.

12 3 4 5 6 7...16

中文翻译

下载PDF

与MPC9772AER2相关器件

型号	品牌	获取价格	描述	数据表
MPC9772FA	IDT	获取价格	Clock Generator, 230MHz, CMOS, PQFP52, LQFP-52
MPC9772FA	MOTOROLA	获取价格	240MHz, OTHER CLOCK GENERATOR, PQFP52, LQFP-52
MPC9772FAR2	MOTOROLA	获取价格	240MHz, OTHER CLOCK GENERATOR, PQFP52, LQFP-52
MPC9772FAR2	IDT	获取价格	Clock Generator, 240MHz, CMOS, PQFP52, LQFP-52
MPC9773	FREESCALE	获取价格	3.3 V 1:12 LVCMOS PLL Clock Generator
MPC9773AE	FREESCALE	获取价格	3.3 V 1:12 LVCMOS PLL Clock Generator
MPC9773FA	FREESCALE	获取价格	3.3 V 1:12 LVCMOS PLL Clock Generator
MPC9773FA	MOTOROLA	获取价格	PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52, PLASTIC, LQFP-52
MPC9773FAR2	IDT	获取价格	PLL Based Clock Driver, 9773 Series, 13 True Output(s), 0 Inverted Output(s), CMOS, PQFP52
MPC9773FAR2	MOTOROLA	获取价格	PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52, PLASTIC, LQFP-52

与MPC9772AER2相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

23
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

7
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

8
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

31

产品中心

服务支持

精选活动

关于我们

帮助中心

MPC9772AER2

MPC9772AER2 数据手册

与MPC9772AER2相关器件

与MPC9772AER2相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MPC9772AER2

MPC9772AER2 数据手册

与MPC9772AER2相关器件

与MPC9772AER2相关文章

您还可以找

您在本页遇到什么问题？