5秒后页面跳转
MPC2510DT PDF预览

MPC2510DT

更新时间: 2024-10-29 20:09:07
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 驱动光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
6页 87K
描述
PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24, TSSOP-24

MPC2510DT 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:TSSOP-24Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.33
输入调节:STANDARDJESD-30 代码:R-PDSO-G24
JESD-609代码:e0长度:7.8 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER最大I(ol):0.006 A
功能数量:1反相输出次数:
端子数量:24实输出次数:10
最高工作温度:70 °C最低工作温度:
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP24,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):NOT SPECIFIED电源:3.3 V
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.2 ns
座面最大高度:1.2 mm子类别:Clock Drivers
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:4.4 mm
最小 fmax:66.66 MHzBase Number Matches:1

MPC2510DT 数据手册

 浏览型号MPC2510DT的Datasheet PDF文件第2页浏览型号MPC2510DT的Datasheet PDF文件第3页浏览型号MPC2510DT的Datasheet PDF文件第4页浏览型号MPC2510DT的Datasheet PDF文件第5页浏览型号MPC2510DT的Datasheet PDF文件第6页 
Order this document  
by MPC2510/D  
SEMICONDUCTOR TECHNICAL DATA  
The MPC2510 is a 3.3V compatible, PLL based zero delay buffer  
targeted for high performance clock tree designs. With 11 outputs at  
frequencies of up to 125MHz and output skews of 200ps the MPC2510 is  
ideal for the most demanding clock tree designs. The device employs a  
fully differential PLL design to minimize cycle–to–cycle and phase jitter.  
The device is compliant to the 1.2 revision of the PC100 design  
document.  
LOW VOLTAGE  
PLL ZERO DELAY BUFFER  
Fully Integrated PLL  
Output Frequency up to 125MHz in PLL Mode  
Outputs Disable to a Logic Low  
TQFP Packaging  
50ps Cycle–to–Cycle Jitter  
On Board Series Damping Resistors  
The analog V  
pin. When driven low the AV  
pin of the device also serves as a PLL bypass select  
pin will route the REF_CLK input around  
CC  
CC  
the PLL directly to the outputs. The OE input is a logic enable for all of the  
outputs except QFB. A low on the OE pin forces Q0–Q9 to a logic low  
state.  
DT SUFFIX  
24–LEAD TSSOP PACKAGE  
CASE 948H–01  
The MPC2510 is fully 3.3V compatible and requires no external loop  
filter components. All control inputs accept LVCMOS or LVTTL  
compatible levels while the outputs provide LVCMOS levels with the  
ability to drive terminated 50transmission lines. The output impedance  
of the MPC2510 is  
40 with IV curves that are PC100 Rev 1.2  
compliant. The device is packaged in a 24–lead TSSOP package to  
provide the optimum combination of board density and performance.  
OE  
Q0  
REF_CLK  
PLL  
Q9  
FB_CLK  
AVCC  
QFB  
Figure 1. Block Diagram  
This document contains information on a product under development. Motorola reserves the right to change or  
discontinue this product without notice.  
11/98  
REV 0  
Motorola, Inc. 1998  

与MPC2510DT相关器件

型号 品牌 获取价格 描述 数据表
MPC2510DTR2 MOTOROLA

获取价格

PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24, TSSOP-24
MPC2565 MICRO-ELECTRONICS

获取价格

COMMON MODE CHOKE
MPC2604GAZP66 MOTOROLA

获取价格

32KX36 CACHE TAG SRAM, PBGA357, 25 MM, PLASTIC, BGA-357
MPC2604GAZP66R MOTOROLA

获取价格

Cache Tag SRAM, 32KX36, 10ns, MOS, PBGA357, 25 MM, PLASTIC, BGA-357
MPC2605 MOTOROLA

获取价格

Integrated Secondary Cache for PowerPC Microprocessors
MPC2605ZP66 MOTOROLA

获取价格

Integrated Secondary Cache for PowerPC Microprocessors
MPC2605ZP66R MOTOROLA

获取价格

Integrated Secondary Cache for PowerPC Microprocessors
MPC2605ZP83 MOTOROLA

获取价格

32KX72 CACHE TAG SRAM, 8ns, PBGA241, PLASTIC, BGA-241
MPC2605ZP83R MOTOROLA

获取价格

Cache Tag SRAM, 32KX72, 8ns, BICMOS, PBGA241, PLASTIC, BGA-241
MPC273H250AFK KEMET

获取价格

Film Capacitor, Polypropylene, 250V, 3% +Tol, 3% -Tol, 0.027uF, Through Hole Mount, RADIAL