5秒后页面跳转
捷配首页

Datasheet > MPC27T416TQ9
MPC27T416TQ9 PDF预览

MPC27T416TQ9

更新时间： 2024-10-29 20:04:31
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 静态存储器内存集成电路
页数 文件大小 规格书
16页 341K
描述
Cache Tag SRAM, 16KX16, 11ns, MOS, PQFP80, TQFP-80

阅读下载

中文翻译

获取价格

MPC27T416TQ9 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：QFP包装说明：QFP, QFP80,.64SQ
针数：80Reach Compliance Code：unknown
ECCN代码：EAR99HTS代码：8542.32.00.41
风险等级：5.92最长访问时间：11 ns
其他特性：5V TTL AND 3.3V LVTTL COMPATIBLE WITH VCCQJESD-30 代码：S-PQFP-G80
JESD-609代码：e0长度：14 mm
内存密度：262144 bit内存集成电路类型：CACHE TAG SRAM
内存宽度：16功能数量：1
端口数量：1端子数量：80
字数：16384 words字数代码：16000
工作模式：SYNCHRONOUS最高工作温度：70 °C
最低工作温度：组织：16KX16
输出特性：3-STATE可输出：YES
封装主体材料：PLASTIC/EPOXY封装代码：QFP
封装等效代码：QFP80,.64SQ封装形状：SQUARE
封装形式：FLATPACK并行/串行：PARALLEL
峰值回流温度（摄氏度）：NOT SPECIFIED电源：3.3/5,5 V
认证状态：Not Qualified座面最大高度：1.74 mm
最大待机电流：0.025 A子类别：SRAMs
最大压摆率：0.3 mA最大供电电压 (Vsup)：5.25 V
最小供电电压 (Vsup)：4.75 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：MOS
温度等级：COMMERCIAL端子面层：Tin/Lead (Sn/Pb)
端子形式：GULL WING端子节距：0.65 mm
端子位置：QUAD处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：14 mmBase Number Matches：1

MPC27T416TQ9 数据手册

 浏览型号MPC27T416TQ9的Datasheet PDF文件第2页浏览型号MPC27T416TQ9的Datasheet PDF文件第3页浏览型号MPC27T416TQ9的Datasheet PDF文件第4页浏览型号MPC27T416TQ9的Datasheet PDF文件第5页浏览型号MPC27T416TQ9的Datasheet PDF文件第6页浏览型号MPC27T416TQ9的Datasheet PDF文件第7页 
Order this document  
by MPC27T416/D  
SEMICONDUCTOR TECHNICAL DATA  
MPC27T416  
Advance Information  
16K x 16 Bit Cache Tag RAM  
for PowerPC Processors  
The MPC27T416 is a 262,144 bit cache–tag static RAM designed to support  
PowerPC microprocessors at bus speeds up to 66 MHz. It is organized as 16K  
words of 16 bits each and is fabricated using Motorola‘s high performance, silicon  
gate BiCMOS technology. There are fourteen common I/O tag bits and two separate  
I/O status bits. A 14–bit comparator is on–chip to allow fast comparison of the 14  
stored tag bits with the current tag input data. An active high MATCH output is  
generated when the valid bit is true and these two groups of data are the same for  
a given address.  
TQ PACKAGE  
TQFP  
CASE 917A–02  
This high–speed MATCH signal, with t  
fastest possible enabling of secondary cache accesses.  
times as fast as 9 ns, provides the  
AVMV  
The two separate I/O status bits (VALID, DIRTY) can be configured for either  
dedicated or generic functionality, depending on the SFUNC input pin. With SFUNC  
low, the status bits are defined and used internally by the device, allowing easier  
determinationof the validity and use of the given tag data. SFUNC high releases the  
defined internal status bit usage and control, allowing users to configure the status  
bit information to fit their system needs. A synchronous RESET pin, when held low  
at a rising clock edge, will reset all status bits in the array for easy invalidation of all  
tag addresses.  
The MPC27T416 also provides the option for transfer acknowledge (TA)  
generation within the cache tag itself, based upon MATCH, VALID bit, and other  
external inputs provided by the user. This can significantly simplify cache controller  
logic and minimize cache decision time. Match and read operations are both  
asynchronous in order to provide the fastest access times possible, while write  
operations are synchronous for ease of system timing.  
TheMPC27T416usesa5VpowersupplyonV  
andV , withseparateV  
CC  
SS  
CCQ  
pins provided for the outputs to offer compliance with both 5 V TTL and 3.3 V LVTTL  
logic levels. The PWRDN pin offers a low–power standby mode, which provides  
significant system power savings.  
The MPC27T416 is offered in a space saving 80–pin thin quad flat pack (TQFP)  
package.  
•
16K x 16 Configuration:  
– 14 Tag Bits  
– Two Status Bits (Valid and Dirty)  
•
•
•
•
Valid Bit used to Qualify Match Output  
High–Speed Address–to–Match Comparison Times – 9/10/12 ns  
TA Circuitry Included Inside the Cache–Tag for the Highest Speed Operation  
Asynchronous Read/Match Operation and Synchronous Write and Reset  
Operation  
•
•
•
•
Separate Write Enable Pins for Tag Bits and Status Bits  
Separate Output Enable Pins for Tag Bits, Status Bits, and TA  
Synchronous RESET Pin for Invalidation of all Tag Entries  
Dual Chip Selects for Easy Depth Expansion with No Performance  
Degradation  
•
•
•
•
I/O Pins Both 5 V TTL and 3.3 V LVTTL Compatible with V  
PWRDN Pin to Place Device in Low–Power Mode  
Compatible with PowerPC Platform (CHRP)  
Pins  
CCQ  
Packaged in a 80–Pin Thin Quad Flat Pack (TQFP)  
PowerPC is a trademark of IBM Corp.  
This document contains information on a new product. Specifications and information herein are subject to change without notice.  
REV 1  
4/26/96  
Motorola, Inc. 1996  
1234567...16

中文翻译

下载PDF

与MPC27T416TQ9相关器件

型号 品牌 获取价格 描述 数据表
MPC2F35 MEGAWIN

获取价格

 		Low-speed USB micro-controller
MPC2F35E2 MEGAWIN

获取价格

 		Low-speed USB micro-controller
MPC2F35L MEGAWIN

获取价格

 		Low-speed USB micro-controller
MPC308-710C AMPHENOL

获取价格

 		IC Socket, SIP8, 8 Contact(s)
MPC308-725C AMPHENOL

获取价格

 		IC Socket, SIP8, 8 Contact(s)
MPC308-726C AMPHENOL

获取价格

 		IC Socket, SIP8, 8 Contact(s)
MPC314-710C AMPHENOL

获取价格

 		IC Socket, SIP14, 14 Contact(s)
MPC314-725C AMPHENOL

获取价格

 		IC Socket, SIP14, 14 Contact(s)
MPC314-726C AMPHENOL

获取价格

 		IC Socket, SIP14, 14 Contact(s)
MPC316-710C AMPHENOL

获取价格

 		IC Socket, SIP16, 16 Contact(s)

与MPC27T416TQ9相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证