5秒后页面跳转
MM74HC165M PDF预览

MM74HC165M

更新时间: 2024-10-31 23:02:43
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 移位寄存器触发器逻辑集成电路光电二极管PC
页数 文件大小 规格书
8页 81K
描述
Parallel-in/Serial-out 8-Bit Shift Register

MM74HC165M 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP, SOP16,.25针数:16
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:6.81
Samacsys Confidence:Samacsys Status:Released
Samacsys PartID:582293Samacsys Pin Count:16
Samacsys Part Category:Undefined or MiscellaneousSamacsys Package Category:Other
Samacsys Footprint Name:SOIC127P600X175-16NSamacsys Released Date:2017-01-11 16:35:06
Is Samacsys:N其他特性:CLOCK INHIBIT
计数方向:RIGHT系列:HC/UH
JESD-30 代码:R-PDSO-G16JESD-609代码:e3
长度:9.9 mm逻辑集成电路类型:PARALLEL IN SERIAL OUT
最大频率@ Nom-Sup:21000000 Hz湿度敏感等级:1
位数:8功能数量:1
端子数量:16最高工作温度:85 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
电源:2/6 V传播延迟(tpd):189 ns
认证状态:Not Qualified座面最大高度:1.75 mm
子类别:Shift Registers最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):4.5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:3.9 mm
最小 fmax:25 MHzBase Number Matches:1

MM74HC165M 数据手册

 浏览型号MM74HC165M的Datasheet PDF文件第2页浏览型号MM74HC165M的Datasheet PDF文件第3页浏览型号MM74HC165M的Datasheet PDF文件第4页浏览型号MM74HC165M的Datasheet PDF文件第5页浏览型号MM74HC165M的Datasheet PDF文件第6页浏览型号MM74HC165M的Datasheet PDF文件第7页 
September 1983  
Revised February 1999  
MM74HC165  
Parallel-in/Serial-out 8-Bit Shift Register  
loading is inhibited as long as the SHIFT/LOAD input is  
HIGH. When taken LOW, data at the parallel inputs is  
loaded directly into the register independent of the state of  
the clock.  
General Description  
The MM74HC165 high speed PARALLEL-IN/SERIAL-OUT  
SHIFT REGISTER utilizes advanced silicon-gate CMOS  
technology. It has the low power consumption and high  
noise immunity of standard CMOS integrated circuits,  
along with the ability to drive 10 LS-TTL loads.  
The 74HC logic family is functionally as well as pin-out  
compatible with the standard 74LS logic family. All inputs  
are protected from damage due to static discharge by inter-  
nal diode clamps to VCC and ground.  
This 8-bit serial shift register shifts data from QA to QH  
when clocked. Parallel inputs to each stage are enabled by  
a low level at the SHIFT/LOAD input. Also included is a  
gated CLOCK input and a complementary output from the  
eighth bit.  
Features  
Typical propagation delay: 20 ns (clock to Q)  
Wide operating supply voltage range: 2–6V  
Low input current: 1 µA maximum  
Clocking is accomplished through a 2-input NOR gate per-  
mitting one input to be used as a CLOCK INHIBIT function.  
Holding either of the CLOCK inputs high inhibits clocking,  
and holding either CLOCK input low with the SHIFT/LOAD  
input high enables the other CLOCK input. Data transfer  
occurs on the positive going edge of the clock. Parallel  
Low quiescent supply current: 80 µA maximum (74HC  
Series)  
Fanout of 10 LS-TTL loads  
Ordering Code:  
Order Number Package Number  
Package Description  
MM74HC165M  
MM74HC165SJ  
MM74HC165MTC  
MM74HC165  
M16A  
M16D  
MTC16  
N16E  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow  
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Connection Diagram  
Function Table  
Inputs  
Internal Output  
Pin Assignments for DIP, SOIC, SOP and TSSOP  
Shift/ Clock  
Load Inhibit  
Parallel  
QH  
Clock Serial  
Outputs  
A. . .H QA QB  
L
H
H
H
H
X
L
X
L
X
X
H
L
a. . .h  
a
b
h
X
X
X
X
QA0 QB0 QH0  
L
H
L
QAN QGN  
QAN QGN  
L
H
X
X
QA0 QB0 QH0  
H = HIGH Level (steady state), L = LOW Level (steady state)  
X = Irrelevant (any input, including transitions)  
↑ = Transition from LOW-to-HIGH level  
Q
, Q , Q = The level of Q , Q , or Q , respectively, before the indi-  
B0 H0 A B H  
A0  
cated steady-state input conditions were established.  
, Q = The level of Q or Q before the most recent transition of the  
Q
AN  
GN  
A
G
clock; indicates a one-bit shift.  
Top View  
© 1999 Fairchild Semiconductor Corporation  
DS005316.prf  
www.fairchildsemi.com  

MM74HC165M 替代型号

型号 品牌 替代类型 描述 数据表
MC74HC165ADR2G ONSEMI

功能相似

8−Bit Serial or Parallel−Input/ Serial−Output Shift Register High−
MC74HC165ADG ONSEMI

功能相似

8−Bit Serial or Parallel−Input/ Serial−Output Shift Register High−
SN74HC165DR TI

功能相似

8-BIT PARALLEL-LOAD SHIFT REGISTERS

与MM74HC165M相关器件

型号 品牌 获取价格 描述 数据表
MM74HC165M/A+ NSC

获取价格

IC,SHIFT REGISTER,HC-CMOS,SOP,16PIN,PLASTIC
MM74HC165MTC FAIRCHILD

获取价格

Parallel-in/Serial-out 8-Bit Shift Register
MM74HC165MTCX FAIRCHILD

获取价格

Parallel In Serial Out, HC/UH Series, 8-Bit, Right Direction, Complementary Output, CMOS,
MM74HC165MTCX_NL FAIRCHILD

获取价格

Parallel In Serial Out, HC/UH Series, 8-Bit, Right Direction, Complementary Output, CMOS,
MM74HC165MX ROCHESTER

获取价格

HC/UH SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, COMPLEMENTARY OUTPUT, PDS
MM74HC165MX FAIRCHILD

获取价格

Parallel-in/Serial-out 8-Bit Shift Register
MM74HC165N FAIRCHILD

获取价格

Parallel In Serial Out, HC/UH Series, 8-Bit, Right Direction, Complementary Output, CMOS,
MM74HC165N ROCHESTER

获取价格

HC/UH SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, COMPLEMENTARY OUTPUT, PDI
MM74HC165N/B+ NSC

获取价格

IC,SHIFT REGISTER,HC-CMOS,DIP,16PIN,PLASTIC
MM74HC165N_NL NSC

获取价格

HC/UH SERIES, 1-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, COMPLEMENTARY OUTPUT, PDI