5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 移位寄存器> MM74HC165SJ
MM74HC165SJ PDF预览

MM74HC165SJ

更新时间： 2024-02-14 19:23:27
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 移位寄存器触发器逻辑集成电路光电二极管
页数 文件大小 规格书
8页 81K
描述
Parallel-in/Serial-out 8-Bit Shift Register

阅读下载

获取价格

MM74HC165SJ 技术参数

是否Rohs认证： 符合生命周期：Obsolete
零件包装代码：SOIC包装说明：SOP, SOP16,.3
针数：16Reach Compliance Code：compliant
HTS代码：8542.39.00.01风险等级：5.31
其他特性：CLOCK INHIBIT计数方向：RIGHT
系列：HC/UHJESD-30 代码：R-PDSO-G16
JESD-609代码：e3长度：10.1 mm
逻辑集成电路类型：PARALLEL IN SERIAL OUT最大频率@ Nom-Sup：21000000 Hz
湿度敏感等级：1位数：8
功能数量：1端子数量：16
最高工作温度：85 °C最低工作温度：-40 °C
输出极性：COMPLEMENTARY封装主体材料：PLASTIC/EPOXY
封装代码：SOP封装等效代码：SOP16,.3
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
峰值回流温度（摄氏度）：260电源：2/6 V
传播延迟（tpd）：189 ns认证状态：Not Qualified
座面最大高度：2.1 mm子类别：Shift Registers
最大供电电压 (Vsup)：6 V最小供电电压 (Vsup)：2 V
标称供电电压 (Vsup)：4.5 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Matte Tin (Sn)端子形式：GULL WING
端子节距：1.27 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED触发器类型：POSITIVE EDGE
宽度：5.3 mm最小 fmax：50 MHz
Base Number Matches：1

MM74HC165SJ 数据手册

 浏览型号MM74HC165SJ的Datasheet PDF文件第2页浏览型号MM74HC165SJ的Datasheet PDF文件第3页浏览型号MM74HC165SJ的Datasheet PDF文件第4页浏览型号MM74HC165SJ的Datasheet PDF文件第5页浏览型号MM74HC165SJ的Datasheet PDF文件第6页浏览型号MM74HC165SJ的Datasheet PDF文件第7页 
September 1983  
Revised February 1999  
MM74HC165  
Parallel-in/Serial-out 8-Bit Shift Register  
loading is inhibited as long as the SHIFT/LOAD input is  
HIGH. When taken LOW, data at the parallel inputs is  
loaded directly into the register independent of the state of  
the clock.  
General Description  
The MM74HC165 high speed PARALLEL-IN/SERIAL-OUT  
SHIFT REGISTER utilizes advanced silicon-gate CMOS  
technology. It has the low power consumption and high  
noise immunity of standard CMOS integrated circuits,  
along with the ability to drive 10 LS-TTL loads.  
The 74HC logic family is functionally as well as pin-out  
compatible with the standard 74LS logic family. All inputs  
are protected from damage due to static discharge by inter-  
nal diode clamps to VCC and ground.  
This 8-bit serial shift register shifts data from QA to QH  
when clocked. Parallel inputs to each stage are enabled by  
a low level at the SHIFT/LOAD input. Also included is a  
gated CLOCK input and a complementary output from the  
eighth bit.  
Features  
■ Typical propagation delay: 20 ns (clock to Q)  
■ Wide operating supply voltage range: 2–6V  
■ Low input current: 1 µA maximum  
Clocking is accomplished through a 2-input NOR gate per-  
mitting one input to be used as a CLOCK INHIBIT function.  
Holding either of the CLOCK inputs high inhibits clocking,  
and holding either CLOCK input low with the SHIFT/LOAD  
input high enables the other CLOCK input. Data transfer  
occurs on the positive going edge of the clock. Parallel  
■ Low quiescent supply current: 80 µA maximum (74HC  
Series)  
■ Fanout of 10 LS-TTL loads  
Ordering Code:  
Order Number Package Number  
Package Description  
MM74HC165M  
MM74HC165SJ  
MM74HC165MTC  
MM74HC165  
M16A  
M16D  
MTC16  
N16E  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow  
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Connection Diagram  
Function Table  
Inputs  
Internal Output  
Pin Assignments for DIP, SOIC, SOP and TSSOP  
Shift/ Clock  
Load Inhibit  
Parallel  
QH  
Clock Serial  
Outputs  
A. . .H QA QB  
L
H
H
H
H
X
L
X
L
↑
X
X
H
L
a. . .h  
a
b
h
X
X
X
X
QA0 QB0 QH0  
L
H
L
QAN QGN  
QAN QGN  
L
↑
H
X
X
QA0 QB0 QH0  
H = HIGH Level (steady state), L = LOW Level (steady state)  
X = Irrelevant (any input, including transitions)  
↑ = Transition from LOW-to-HIGH level  
Q
, Q , Q = The level of Q , Q , or Q , respectively, before the indi-  
B0 H0 A B H  
A0  
cated steady-state input conditions were established.  
, Q = The level of Q or Q before the most recent ↑ transition of the  
Q
AN  
GN  
A
G
clock; indicates a one-bit shift.  
Top View  
© 1999 Fairchild Semiconductor Corporation  
DS005316.prf  
www.fairchildsemi.com  
12345678

下载PDF

与MM74HC165SJ相关器件

型号 品牌 描述 获取价格 数据表
MM74HC165SJX ROCHESTER HC/UH SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, COMPLEMENTARY OUTPUT, PDS

获取价格
MM74HC165SJX FAIRCHILD Parallel In Serial Out, HC/UH Series, 8-Bit, Right Direction, Complementary Output, CMOS,

获取价格
MM74HC165SJX_NL FAIRCHILD Parallel In Serial Out, HC/UH Series, 8-Bit, Right Direction, Complementary Output, CMOS,

获取价格
MM74HC166 NSC 8-Bit Parallel In/Serial Out Shift Registers

获取价格
MM74HC166J/A+ TI IC,SHIFT REGISTER,HC-CMOS,DIP,16PIN,CERAMIC

获取价格
MM74HC166M FAIRCHILD Shift Register, 8-Bit, CMOS, CDSO16,

获取价格

与MM74HC165SJ相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证