MC74VHC1GT126

更新时间： 2024-11-03 23:05:47

品牌	Logo	应用领域
安森美 - ONSEMI		转换器电平转换器
页数	文件大小	规格书
8页	107K
描述
Noninverting Buffer / CMOS Logic Level Shifter

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MC74VHC1GT126 数据手册

MC74VHC1GT126

Noninverting Buffer /

CMOS Logic Level Shifter

with LSTTL−Compatible Inputs

The MC74VHC1GT126 is a single gate noninverting 3−state buffer

fabricated with silicon gate CMOS technology. It achieves high speed

operation similar to equivalent Bipolar Schottky TTL while maintaining

CMOS low power dissipation.

The MC74VHC1GT126 requires the 3−state control input (OE) to be

set Low to place the output into the high impedance state.

http://onsemi.com

MARKING

DIAGRAMS

The device input is compatible with TTL−type input thresholds and the

output has a full 5 V CMOS level output swing. The input protection

circuitry on this device allows overvoltage tolerance on the input,

allowing the device to be used as a logic−level translator from 3.0 V

CMOS logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V

CMOS Logic while operating at the high−voltage power supply.

The MC74VHC1GT126 input structure provides protection when

voltages up to 7V are applied, regardless of the supply voltage. This

allows the MC74VHC1GT126 to be used to interface 5 V circuits to 3 V

SC−88A / SOT−353/SC−70

DF SUFFIX

W3^d

CASE 419A

Pin 1

d = Date Code

TSOP−5/SOT−23/SC−59

DT SUFFIX

W3^d

circuits. The output structures also provide protection when V = 0 V.

CASE 483

These input and output structures help prevent device destruction caused

by supply voltage − input/output voltage mismatch, battery backup, hot

insertion, etc.

Pin 1

d = Date Code

• High Speed: t = 3.5 ns (Typ) at V = 5 V

• Low Power Dissipation: I = 1 mA (Max) at T = 25°C

PIN ASSIGNMENT

• TTL−Compatible Inputs: V = 0.8 V; V = 2.0 V

IN A

• CMOS−Compatible Outputs: V > 0.8 V ; V < 0.1 V @Load

• Power Down Protection Provided on Inputs and Outputs

• Balanced Propagation Delays

• Pin and Function Compatible with Other Standard Logic Families

• Chip Complexity: FETs = 62; Equivalent Gates = 16

GND

OUT Y

FUNCTION TABLE

OE Input

A Input

Y Output

IN A

GND

OUT Y

Figure 1. Pinout (Top View)

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 4 of this data sheet.

IN A

OUT Y

Figure 2. Logic Symbol

Semiconductor Components Industries, LLC, 2002

Publication Order Number:

December, 2003 − Rev. 9

MC74VHC1GT126/D

12 3 4 5 6 7 8

中文翻译

下载PDF

与MC74VHC1GT126相关器件

型号	品牌	获取价格	描述	数据表
MC74VHC1GT126_07	ONSEMI	获取价格	Noninverting Buffer / CMOS Logic Level Shifter with LSTTL−Compatible Inputs
MC74VHC1GT126_09	ONSEMI	获取价格	Noninverting Buffer / CMOS Logic Level Shifter with LSTTL.Compatible Inputs
MC74VHC1GT126_18	ONSEMI	获取价格	Noninverting 3-State Buffer
MC74VHC1GT126DBVT1G	ONSEMI	获取价格	Noninverting 3-State Buffer
MC74VHC1GT126DF1	ONSEMI	获取价格	Noninverting Buffer / CMOS Logic Level Shifter
MC74VHC1GT126DF1G	ONSEMI	获取价格	AHC/VHC SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO5, SC-70, SC-88A, SOT-353, 5 PIN
MC74VHC1GT126DF2	ONSEMI	获取价格	Noninverting Buffer / CMOS Logic Level Shifter
MC74VHC1GT126DF2G	ONSEMI	获取价格	AHC/VHC SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO5, SC-70, SC-88A, SOT-353, 5 PIN
MC74VHC1GT126DFT	MOTOROLA	获取价格	AHC/VHC SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO5, SC-70, SC-88A, SOT-353, 5 PIN
MC74VHC1GT126DT	ONSEMI	获取价格	暂无描述

与MC74VHC1GT126相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

7
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

34
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

30

产品中心

服务支持

精选活动

关于我们

帮助中心

MC74VHC1GT126

MC74VHC1GT126 数据手册

与MC74VHC1GT126相关器件

与MC74VHC1GT126相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MC74VHC1GT126

MC74VHC1GT126 数据手册

与MC74VHC1GT126相关器件

与MC74VHC1GT126相关文章

您还可以找

您在本页遇到什么问题？