MC74VHC1GT125
Noninverting Buffer /
CMOS Logic Level Shifter
with LSTTL−Compatible Inputs
The MC74VHC1GT125 is a single gate noninverting buffer
fabricated with silicon gate CMOS technology. It achieves high speed
operation similar to equivalent Bipolar Schottky TTL while
maintaining CMOS low power dissipation.
http://onsemi.com
MARKING
The MC74VHC1GT125 requires the 3−state control input (OE) to
be set High to place the output into the high impedance state.
The device input is compatible with TTL−type input thresholds and
the output has a full 5 V CMOS level output swing. The input protection
circuitry on this device allows overvoltage tolerance on the input,
allowing the device to be used as a logic−level translator from 3 V
CMOS logic to 5 V CMOS Logic or from 1.8 V CMOS logic to 3 V
CMOS Logic while operating at the high−voltage power supply.
The MC74VHC1GT125 input structure provides protection when
voltages up to 7 V are applied, regardless of the supply voltage. This
allows the MC74VHC1GT125 to be used to interface 5 V circuits to
3 V circuits. The output structures also provide protection when
DIAGRAMS
5
5
W1 M G
1
G
SC−88A/SOT−353/SC−70
DF SUFFIX
1
5
CASE 419A
5
W1 M G
G
1
TSOP−5/SOT−23/SC−59
DT SUFFIX
1
V
CC
= 0 V. These input and output structures help prevent device
destruction caused by supply voltage − input/output voltage mismatch,
battery backup, hot insertion, etc.
CASE 483
Features
W1
M
G
= Device Code
= Date Code*
= Pb−Free Package
• High Speed: t = 3.5 ns (Typ) at V = 5 V
PD
CC
• Low Power Dissipation: I = 1 mA (Max) at T = 25°C
CC
A
(Note: Microdot may be in either location)
*Date Code orientation and/or position may vary
depending upon manufacturing location.
• TTL−Compatible Inputs: V = 0.8 V; V = 2 V
IL
IH
• CMOS−Compatible Outputs: V > 0.8 V ; V < 0.1 V @Load
OH
CC OL
CC
• Power Down Protection Provided on Inputs and Outputs
• Balanced Propagation Delays
• Pin and Function Compatible with Other Standard Logic Families
• Chip Complexity: FETs = 62; Equivalent Gates = 16
• Pb−Free Packages are Available
PIN ASSIGNMENT
1
2
3
4
5
OE
IN A
GND
OUT Y
V
CC
OE
IN A
GND
V
CC
5
4
1
2
FUNCTION TABLE
OE Input
OUT Y
3
A Input
Y Output
L
H
X
L
L
L
H
Z
Figure 1. Pinout (Top View)
H
OE
IN A
OUT Y
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
Figure 2. Logic Symbol
©
Semiconductor Components Industries, LLC, 2007
1
Publication Order Number:
February, 2007 − Rev. 12
MC74VHC1GT125/D