MC74VHC1GT00
Single 2−Input NAND Gate/
CMOS Logic Level Shifter
LSTTL−Compatible Inputs
The MC74VHC1GT00 is a single gate 2−input NAND fabricated
with silicon gate CMOS technology.
http://onsemi.com
MARKING
The internal circuit is composed of multiple stages, including a
buffer output which provides high noise immunity and stable output.
The device input is compatible with TTL−type input thresholds and
the output has a full 5 V CMOS level output swing. The input
protection circuitry on this device allows overvoltage tolerance on the
input, allowing the device to be used as a logic−level translator from
3 V CMOS logic to 5 V CMOS Logic or from 1.8 V CMOS logic to
3 V CMOS Logic while operating at the high voltage power supply.
The MC74VHC1GT00 input structure provides protection when
voltages up to 7 V are applied, regardless of the supply voltage. This
allows the MC74VHC1GT00 to be used to interface 5 V circuits to
3 V circuits. The output structures also provide protection
DIAGRAMS
5
5
1
VH M G
SC−88A/SC70−5/SOT−353
DF SUFFIX
G
CASE 419A
1
5
5
VH M G
G
1
when V = 0 V. These input and output structures help prevent
CC
1
TSOP−5/SOT23−5/SC59−5
DT SUFFIX
device destruction caused by supply voltage − input/output voltage
mismatch, battery backup, hot insertion, etc.
CASE 483
Features
VH = Device Code
• High Speed: t = 3.1 ns (Typ) at V = 5 V
M
G
= Date Code*
= Pb−Free Package
PD
CC
• Low Power Dissipation: I = 1 mA (Max) at T = 25°C
CC
A
(Note: Microdot may be in either location)
*Date Code orientation and/or position may vary
depending upon manufacturing location.
• TTL−Compatible Inputs: V = 0.8 V; V = 2 V
IL
IH
• CMOS−Compatible Outputs: V > 0.8 V ; V < 0.1 V @Load
OH
CC
OL
CC
• Power Down Protection Provided on Inputs and Outputs
• Balanced Propagation Delays
• Pin and Function Compatible with Other Standard Logic Families
• Chip Complexity: FETs = 64
• Pb−Free Packages are Available
PIN ASSIGNMENT
1
2
3
4
5
IN B
IN A
GND
OUT Y
V
CC
5
4
IN B
IN A
GND
1
2
3
V
CC
FUNCTION TABLE
Inputs
Output
Y
A
B
OUT Y
L
L
L
H
L
H
H
H
L
Figure 1. Pinout
H
H
H
IN A
IN B
&
OUT Y
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
Figure 2. Logic Symbol
©
Semiconductor Components Industries, LLC, 2007
1
Publication Order Number:
February, 2007 − Rev. 11
MC74VHC1GT00/D