5秒后页面跳转
MC74HC109ND PDF预览

MC74HC109ND

更新时间: 2024-11-18 13:11:19
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
5页 190K
描述
J-Kbar Flip-Flop, HC/UH Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, CMOS, PDIP16,

MC74HC109ND 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DIP, DIP16,.3Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.77
系列:HC/UHJESD-30 代码:R-PDIP-T16
JESD-609代码:e0长度:18.86 mm
负载电容(CL):50 pF逻辑集成电路类型:J-KBAR FLIP-FLOP
最大频率@ Nom-Sup:24000000 Hz最大I(ol):0.004 A
位数:2功能数量:2
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP16,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:2/6 V传播延迟(tpd):53 ns
认证状态:Not Qualified座面最大高度:4.69 mm
子类别:FF/Latches最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:7.62 mm
最小 fmax:20 MHzBase Number Matches:1

MC74HC109ND 数据手册

 浏览型号MC74HC109ND的Datasheet PDF文件第2页浏览型号MC74HC109ND的Datasheet PDF文件第3页浏览型号MC74HC109ND的Datasheet PDF文件第4页浏览型号MC74HC109ND的Datasheet PDF文件第5页 
SEMICONDUCTOR TECHNICAL DATA  
N SUFFIX  
PLASTIC PACKAGE  
CASE 648–08  
High–Performance Silicon–Gate CMOS  
16  
The MC74HC109 is identical in pinout to the LS109. The device inputs are  
compatible with standard CMOS outputs; with pullup resistors, they are  
compatible with LSTTL outputs.  
1
This device consists of two J–K flip–flops with individual set, reset, and  
clock inputs. Changes at the inputs are reflected at the outputs with the next  
low–to–high transition of the clock. Both Q and Q outputs are available from  
each flip–flop.  
D SUFFIX  
SOIC PACKAGE  
CASE 751B–05  
16  
1
Output Drive Capability: 10 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2 to 6 V  
ORDERING INFORMATION  
MC74HCXXXN  
MC74HCXXXD  
Plastic  
SOIC  
Low Input Current: 1 µA  
High Noise Immunity Characteristic of CMOS Devices  
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
PIN ASSIGNMENT  
Chip Complexity: 148 FETs or 37 Equivalent Gates  
RESET 1  
J1  
1
2
16  
15  
V
CC  
RESET 2  
K1  
3
4
14  
13  
J2  
LOGIC DIAGRAM  
CLOCK 1  
K2  
SET 1  
5
6
12  
11  
CLOCK 2  
SET 2  
5
SET 1  
Q1  
Q1  
3
4
6
7
K1  
Q1  
Q1  
7
8
10  
9
Q2  
Q2  
CLOCK 1  
GND  
2
1
J1  
FUNCTION TABLE  
Inputs  
RESET 1  
Outputs  
Set Reset Clock  
J
K
Q
Q
11  
SET 2  
L
H
L
H
L
L
X
X
X
X
X
X
L
H
L
X
X
X
L
H
L
H*  
L
L
H
H*  
H
13  
12  
10  
9
K2  
Q2  
Q2  
H
H
H
H
H
H
H
H
H
H
CLOCK 2  
L
Toggle  
No Change  
H
14  
15  
H
H
X
J2  
H
X
L
L
No Change  
RESET 2  
* Both outputs will remain high as long as Set and  
Reset are low, but the output states are unpre-  
dictable if Set and Reset go high simultaneously.  
PIN 16 = V  
CC  
PIN 8 = GND  
10/95  
REV 6  
Motorola, Inc. 1995  

与MC74HC109ND相关器件

型号 品牌 获取价格 描述 数据表
MC74HC109NDS MOTOROLA

获取价格

J-K Flip-Flop, 2-Func, Positive Edge Triggered, CMOS, PDIP16
MC74HC109NS MOTOROLA

获取价格

暂无描述
MC74HC10A ONSEMI

获取价格

Triple 3-Input NAND Gate High−Performance Silicon−Gate CMOS
MC74HC10A_13 ONSEMI

获取价格

Triple 3-Input NAND Gate
MC74HC10AD MOTOROLA

获取价格

Triple 3-Input NAND Gate
MC74HC10ADG ONSEMI

获取价格

Triple 3-Input NAND Gate High−Performance Silicon−Gate CMOS
MC74HC10ADR2G ONSEMI

获取价格

Triple 3-Input NAND Gate High−Performance Silicon−Gate CMOS
MC74HC10ADT MOTOROLA

获取价格

Triple 3-Input NAND Gate
MC74HC10ADTG ONSEMI

获取价格

Triple 3-Input NAND Gate
MC74HC10ADTR2G ONSEMI

获取价格

Triple 3-Input NAND Gate High−Performance Silicon−Gate CMOS