是否Rohs认证: | 不符合 | 生命周期: | Obsolete |
零件包装代码: | DIP | 包装说明: | DIP, |
针数: | 14 | Reach Compliance Code: | unknown |
HTS代码: | 8542.39.00.01 | 风险等级: | 5.15 |
Is Samacsys: | N | 系列: | HC/UH |
JESD-30 代码: | R-PDIP-T14 | JESD-609代码: | e0 |
长度: | 18.86 mm | 负载电容(CL): | 50 pF |
逻辑集成电路类型: | NAND GATE | 功能数量: | 3 |
输入次数: | 3 | 端子数量: | 14 |
最高工作温度: | 125 °C | 最低工作温度: | -55 °C |
封装主体材料: | PLASTIC/EPOXY | 封装代码: | DIP |
封装形状: | RECTANGULAR | 封装形式: | IN-LINE |
峰值回流温度(摄氏度): | NOT SPECIFIED | 传播延迟(tpd): | 29 ns |
认证状态: | Not Qualified | 座面最大高度: | 4.69 mm |
最大供电电压 (Vsup): | 6 V | 最小供电电压 (Vsup): | 2 V |
标称供电电压 (Vsup): | 5 V | 表面贴装: | NO |
技术: | CMOS | 温度等级: | MILITARY |
端子面层: | Tin/Lead (Sn/Pb) | 端子形式: | THROUGH-HOLE |
端子节距: | 2.54 mm | 端子位置: | DUAL |
处于峰值回流温度下的最长时间: | NOT SPECIFIED | 宽度: | 7.62 mm |
Base Number Matches: | 1 |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
MC74HC10ND | MOTOROLA |
获取价格 |
HC/UH SERIES, TRIPLE 3-INPUT NAND GATE, PDIP14, PLASTIC, DIP-14 | |
MC74HC10NDS | MOTOROLA |
获取价格 |
NAND Gate, CMOS, PDIP14 | |
MC74HC10NS | ROCHESTER |
获取价格 |
AND Gate | |
MC74HC11 | MOTOROLA |
获取价格 |
Dual J-K Flip-Flop with Set and Reset | |
MC74HC112 | ONSEMI |
获取价格 |
Dual J-K Flip-Flop with Set and Reset | |
MC74HC112_13 | ONSEMI |
获取价格 |
Dual J-K Flip-Flop with Set and Reset | |
MC74HC112A | ONSEMI |
获取价格 |
Dual J-K Flip-Flop with Set and Reset High−Performance Silicon−Gate CMOS | |
MC74HC112ADG | ONSEMI |
获取价格 |
Dual J-K Flip-Flop with Set and Reset High−Performance Silicon−Gate CMOS | |
MC74HC112ADR2G | ONSEMI |
获取价格 |
Dual J-K Flip-Flop with Set and Reset High−Performance Silicon−Gate CMOS | |
MC74HC112ADTG | ONSEMI |
获取价格 |
暂无描述 |