5秒后页面跳转
MC10H180FN PDF预览

MC10H180FN

更新时间: 2024-09-21 22:34:51
品牌 Logo 应用领域
安森美 - ONSEMI 运算电路逻辑集成电路
页数 文件大小 规格书
4页 116K
描述
Dual 2 Bit Adder/Subtractor

MC10H180FN 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:QLCC包装说明:PLASTIC, LCC-20
针数:20Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.56
Is Samacsys:N系列:10H
JESD-30 代码:S-PQCC-J20JESD-609代码:e0
长度:8.965 mm逻辑集成电路类型:ADDER/SUBTRACTOR
湿度敏感等级:1位数:2
功能数量:2端子数量:20
最高工作温度:75 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC20,.4SQ封装形状:SQUARE
封装形式:CHIP CARRIER峰值回流温度(摄氏度):235
传播延迟(tpd):2.5 ns认证状态:Not Qualified
座面最大高度:4.57 mm子类别:Arithmetic Circuits
表面贴装:YES技术:ECL
温度等级:COMMERCIAL EXTENDED端子面层:Tin/Lead (Sn80Pb20)
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:8.965 mmBase Number Matches:1

MC10H180FN 数据手册

 浏览型号MC10H180FN的Datasheet PDF文件第2页浏览型号MC10H180FN的Datasheet PDF文件第3页浏览型号MC10H180FN的Datasheet PDF文件第4页 
The MC10H180 is a high–speed, low–power, general–purpose  
adder/ subtractor. It is designed to be used in special purpose  
adders/subtractors or in high–speed multiplier arrays.  
Inputs for each adder are Carry–in, Operand A, and Operand B;  
outputs are Sum, Sum and Carry–out. The common select inputs serve  
as a control line to Invert A for subtract, and a control line to Invert B.  
Propagation Delay, 1.8 ns Typical, Operand and Select to Output  
Power Dissipation, 360 mW Typicalh180  
Improved Noise Margin 150 mV (Over Operating Voltage and  
Temperature Range)  
http://onsemi.com  
MARKING  
DIAGRAMS  
16  
CDIP–16  
L SUFFIX  
CASE 620  
MC10H180L  
AWLYYWW  
Voltage Compensated  
MECL 10K–Compatible  
1
LOGIC DIAGRAM  
16  
PDIP–16  
P SUFFIX  
CASE 648  
MC10H180P  
AWLYYWW  
7
9
5
6
4
SEL  
A
S0  
S0  
15  
2
SEL  
B
AO  
BO  
C
1
1
C
3
OUT  
IN  
PLCC–20  
FN SUFFIX  
CASE 775  
10H180  
SEL  
S1  
S1  
14  
1
A
AWLYYWW  
SEL  
B
11  
10  
12  
A1  
B1  
C
A
= Assembly Location  
C
13  
OUT  
IN  
WL = Wafer Lot  
YY = Year  
WW = Work Week  
V
= PIN 16  
= PIN 8  
CC  
V
EE  
POSITIVE LOGIC ONLY  
A’ = A SEL = A SEL  
A
A
ORDERING INFORMATION  
B’ = B SEL = B SEL  
B
B
S = C (AB’ + AB’) +  
Device  
Package  
Shipping  
IN  
IN  
C
(AB’ + AB’)  
C
= C A’ + C B’ + AB’  
MC10H180L  
CDIP–16  
25 Units/Rail  
OUT IN IN  
DIP PIN ASSIGNMENT  
MC10H180P  
PDIP–16  
PLCC–20  
25 Units/Rail  
46 Units/Rail  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
S1  
S0  
V
CC  
MC10H180FN  
S0  
S1  
COUT  
C
IN  
C
OUT  
C
IN  
A0  
B0  
A1  
SEL  
B1  
A
SEL  
V
EE  
B
Pin assignment is for Dual–in–Line Package.  
For PLCC pin assignment, see the Pin Conversion Tables on page 18  
of the ON Semiconductor MECL Data Book (DL122/D).  
Semiconductor Components Industries, LLC, 2000  
1
Publication Order Number:  
March, 2000 – Rev. 6  
MC10H180/D  

与MC10H180FN相关器件

型号 品牌 获取价格 描述 数据表
MC10H180FNG ONSEMI

获取价格

Dual 2−Bit Adder/Subtractor
MC10H180FNR2 MOTOROLA

获取价格

10H SERIES, 1-BIT ADDER/SUBTRACTOR, PQCC20, PLASTIC, LCC-20
MC10H180L MOTOROLA

获取价格

Dual 2-Bit Adder/Subtractor
MC10H180L ONSEMI

获取价格

Dual 2 Bit Adder/Subtractor
MC10H180LD MOTOROLA

获取价格

Adder/Subtractor, ECL, CDIP16
MC10H180LDS MOTOROLA

获取价格

Adder/Subtractor, ECL, CDIP16
MC10H180LS MOTOROLA

获取价格

Adder/Subtractor, ECL, CDIP16
MC10H180P MOTOROLA

获取价格

Dual 2-Bit Adder/Subtractor
MC10H180P ONSEMI

获取价格

Dual 2 Bit Adder/Subtractor
MC10H180PD MOTOROLA

获取价格

Adder/Subtractor, ECL, PDIP16