5秒后页面跳转
MC10H180P PDF预览

MC10H180P

更新时间: 2024-09-21 22:58:11
品牌 Logo 应用领域
安森美 - ONSEMI 运算电路逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
4页 116K
描述
Dual 2 Bit Adder/Subtractor

MC10H180P 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:DIP包装说明:PLASTIC, DIP-16
针数:16Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.44
Is Samacsys:N系列:10H
JESD-30 代码:R-PDIP-T16JESD-609代码:e0
长度:19.175 mm逻辑集成电路类型:ADDER/SUBTRACTOR
位数:2功能数量:2
端子数量:16最高工作温度:75 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP16,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):235传播延迟(tpd):2.5 ns
认证状态:Not Qualified座面最大高度:4.44 mm
子类别:Arithmetic Circuits表面贴装:NO
技术:ECL温度等级:COMMERCIAL EXTENDED
端子面层:Tin/Lead (Sn80Pb20)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.62 mm
Base Number Matches:1

MC10H180P 数据手册

 浏览型号MC10H180P的Datasheet PDF文件第2页浏览型号MC10H180P的Datasheet PDF文件第3页浏览型号MC10H180P的Datasheet PDF文件第4页 
The MC10H180 is a high–speed, low–power, general–purpose  
adder/ subtractor. It is designed to be used in special purpose  
adders/subtractors or in high–speed multiplier arrays.  
Inputs for each adder are Carry–in, Operand A, and Operand B;  
outputs are Sum, Sum and Carry–out. The common select inputs serve  
as a control line to Invert A for subtract, and a control line to Invert B.  
Propagation Delay, 1.8 ns Typical, Operand and Select to Output  
Power Dissipation, 360 mW Typicalh180  
Improved Noise Margin 150 mV (Over Operating Voltage and  
Temperature Range)  
http://onsemi.com  
MARKING  
DIAGRAMS  
16  
CDIP–16  
L SUFFIX  
CASE 620  
MC10H180L  
AWLYYWW  
Voltage Compensated  
MECL 10K–Compatible  
1
LOGIC DIAGRAM  
16  
PDIP–16  
P SUFFIX  
CASE 648  
MC10H180P  
AWLYYWW  
7
9
5
6
4
SEL  
A
S0  
S0  
15  
2
SEL  
B
AO  
BO  
C
1
1
C
3
OUT  
IN  
PLCC–20  
FN SUFFIX  
CASE 775  
10H180  
SEL  
S1  
S1  
14  
1
A
AWLYYWW  
SEL  
B
11  
10  
12  
A1  
B1  
C
A
= Assembly Location  
C
13  
OUT  
IN  
WL = Wafer Lot  
YY = Year  
WW = Work Week  
V
= PIN 16  
= PIN 8  
CC  
V
EE  
POSITIVE LOGIC ONLY  
A’ = A SEL = A SEL  
A
A
ORDERING INFORMATION  
B’ = B SEL = B SEL  
B
B
S = C (AB’ + AB’) +  
Device  
Package  
Shipping  
IN  
IN  
C
(AB’ + AB’)  
C
= C A’ + C B’ + AB’  
MC10H180L  
CDIP–16  
25 Units/Rail  
OUT IN IN  
DIP PIN ASSIGNMENT  
MC10H180P  
PDIP–16  
PLCC–20  
25 Units/Rail  
46 Units/Rail  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
S1  
S0  
V
CC  
MC10H180FN  
S0  
S1  
COUT  
C
IN  
C
OUT  
C
IN  
A0  
B0  
A1  
SEL  
B1  
A
SEL  
V
EE  
B
Pin assignment is for Dual–in–Line Package.  
For PLCC pin assignment, see the Pin Conversion Tables on page 18  
of the ON Semiconductor MECL Data Book (DL122/D).  
Semiconductor Components Industries, LLC, 2000  
1
Publication Order Number:  
March, 2000 – Rev. 6  
MC10H180/D  

与MC10H180P相关器件

型号 品牌 获取价格 描述 数据表
MC10H180PD MOTOROLA

获取价格

Adder/Subtractor, ECL, PDIP16
MC10H180PDS MOTOROLA

获取价格

Adder/Subtractor, ECL, PDIP16
MC10H180PG ONSEMI

获取价格

Dual 2−Bit Adder/Subtractor
MC10H180PS MOTOROLA

获取价格

Adder/Subtractor, ECL, PDIP16
MC10H181 ONSEMI

获取价格

4-BIT ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR
MC10H181_06 ONSEMI

获取价格

4−Bit Arithmetic Logic Unit/ Function Generator
MC10H181FN MOTOROLA

获取价格

4-Bit Arithmetic Logic Unit/Function Generator
MC10H181FN ONSEMI

获取价格

4-BIT ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR
MC10H181L MOTOROLA

获取价格

4-Bit Arithmetic Logic Unit/Function Generator
MC10H181L ONSEMI

获取价格

4-BIT ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR