5秒后页面跳转
MC10H180FNG PDF预览

MC10H180FNG

更新时间: 2024-11-04 05:10:19
品牌 Logo 应用领域
安森美 - ONSEMI 逻辑集成电路
页数 文件大小 规格书
5页 143K
描述
Dual 2−Bit Adder/Subtractor

MC10H180FNG 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:QLCC包装说明:LEAD FREE, PLASTIC, LCC-20
针数:20Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:7.71
系列:10HJESD-30 代码:S-PQCC-J20
JESD-609代码:e3长度:8.965 mm
逻辑集成电路类型:ADDER/SUBTRACTOR位数:2
功能数量:2端子数量:20
最高工作温度:75 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC20,.4SQ封装形状:SQUARE
封装形式:CHIP CARRIER峰值回流温度(摄氏度):260
传播延迟(tpd):2.5 ns认证状态:Not Qualified
座面最大高度:4.57 mm子类别:Arithmetic Circuits
表面贴装:YES技术:ECL
温度等级:COMMERCIAL EXTENDED端子面层:Tin (Sn)
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD处于峰值回流温度下的最长时间:40
宽度:8.965 mmBase Number Matches:1

MC10H180FNG 数据手册

 浏览型号MC10H180FNG的Datasheet PDF文件第2页浏览型号MC10H180FNG的Datasheet PDF文件第3页浏览型号MC10H180FNG的Datasheet PDF文件第4页浏览型号MC10H180FNG的Datasheet PDF文件第5页 
MC10H180  
Dual 2−Bit Adder/Subtractor  
Description  
The MC10H180 is a highspeed, lowpower, generalpurpose  
adder/ subtractor. It is designed to be used in special purpose  
adders/subtractors or in highspeed multiplier arrays.  
Inputs for each adder are Carryin, Operand A, and Operand B;  
outputs are Sum, Sum and Carryout. The common select inputs serve  
as a control line to Invert A for subtract, and a control line to Invert B.  
http://onsemi.com  
MARKING DIAGRAMS*  
Features  
Propagation Delay, 1.8 ns Typical, Operand and Select to Output  
Power Dissipation, 360 mW Typical MC10H180  
Improved Noise Margin 150 mV (Over Operating Voltage and  
Temperature Range)  
16  
MC10H180L  
AWLYYWW  
1
Voltage Compensated  
CDIP16  
L SUFFIX  
CASE 620A  
MECL 10KCompatible  
PbFree Packages are Available*  
LOGIC DIAGRAM  
7
9
5
6
4
SEL  
SEL  
AO  
S0  
S0  
15  
2
A
B
16  
1
POSITIVE LOGIC ONLY  
A’ = A SEL = ASEL  
MC10H180P  
AWLYYWWG  
16  
A
B’ = B SEL = BSEL  
A
B
BO  
1
B
S = C (A’ B’ + A’ B’) +  
C
3
C
OUT  
IN  
IN  
PDIP16  
P SUFFIX  
CASE 648  
C
(A’ B’ + A’ B’)  
IN  
C
= C A’ + C B’ + A’ B’  
IN IN  
OUT  
SEL  
SEL  
A1  
S1  
S1  
14  
1
A
B
11  
10  
12  
B1  
1 20  
C
13  
C
OUT  
IN  
V
V
= PIN 16  
= PIN 8  
CC  
EE  
10H180G  
AWLYYWW  
20  
1
DIP PIN ASSIGNMENT  
PLLC20  
FN SUFFIX  
CASE 775  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
S1  
S0  
V
CC  
S0  
S1  
COUT  
C
C
C
IN  
OUT  
IN  
A
= Assembly Location  
= Year  
A0  
B0  
WL, L = Wafer Lot  
YY, Y  
WW, W = Work Week  
G
A1  
SEL  
B1  
A
= PbFree Package  
SEL  
V
B
EE  
Pin assignment is for DualinLine Package.  
For PLCC pin assignment, see the Pin Conversion Tables on page 18  
of the ON Semiconductor MECL Data Book (DL122/D).  
*For additional marking information, refer to  
Application Note AND8002/D.  
*For additional information on our PbFree strategy and soldering details, please  
download the ON Semiconductor Soldering and Mounting Techniques  
Reference Manual, SOLDERRM/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 3 of this data sheet.  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
February, 2006 Rev. 7  
MC10H180/D  

MC10H180FNG 替代型号

型号 品牌 替代类型 描述 数据表
MC10H160FNG ONSEMI

完全替代

12−Bit Parity Generator−Checker
MC10H160FN ONSEMI

类似代替

12-Bit Parity Generator-Checker
MC10H166FNG ONSEMI

功能相似

5−Bit Magnitude Comparator

与MC10H180FNG相关器件

型号 品牌 获取价格 描述 数据表
MC10H180FNR2 MOTOROLA

获取价格

10H SERIES, 1-BIT ADDER/SUBTRACTOR, PQCC20, PLASTIC, LCC-20
MC10H180L MOTOROLA

获取价格

Dual 2-Bit Adder/Subtractor
MC10H180L ONSEMI

获取价格

Dual 2 Bit Adder/Subtractor
MC10H180LD MOTOROLA

获取价格

Adder/Subtractor, ECL, CDIP16
MC10H180LDS MOTOROLA

获取价格

Adder/Subtractor, ECL, CDIP16
MC10H180LS MOTOROLA

获取价格

Adder/Subtractor, ECL, CDIP16
MC10H180P MOTOROLA

获取价格

Dual 2-Bit Adder/Subtractor
MC10H180P ONSEMI

获取价格

Dual 2 Bit Adder/Subtractor
MC10H180PD MOTOROLA

获取价格

Adder/Subtractor, ECL, PDIP16
MC10H180PDS MOTOROLA

获取价格

Adder/Subtractor, ECL, PDIP16