The MC10H180 is a high–speed, low–power, general–purpose
adder/ subtractor. It is designed to be used in special purpose
adders/subtractors or in high–speed multiplier arrays.
Inputs for each adder are Carry–in, Operand A, and Operand B;
outputs are Sum, Sum and Carry–out. The common select inputs serve
as a control line to Invert A for subtract, and a control line to Invert B.
• Propagation Delay, 1.8 ns Typical, Operand and Select to Output
• Power Dissipation, 360 mW Typicalh180
• Improved Noise Margin 150 mV (Over Operating Voltage and
Temperature Range)
http://onsemi.com
MARKING
DIAGRAMS
16
CDIP–16
L SUFFIX
CASE 620
MC10H180L
AWLYYWW
• Voltage Compensated
• MECL 10K–Compatible
1
LOGIC DIAGRAM
16
PDIP–16
P SUFFIX
CASE 648
MC10H180P
AWLYYWW
7
9
5
6
4
SEL
A
S0
S0
15
2
SEL
B
AO
BO
C
1
1
C
3
OUT
IN
PLCC–20
FN SUFFIX
CASE 775
10H180
SEL
S1
S1
14
1
A
AWLYYWW
SEL
B
11
10
12
A1
B1
C
A
= Assembly Location
C
13
OUT
IN
WL = Wafer Lot
YY = Year
WW = Work Week
V
= PIN 16
= PIN 8
CC
V
EE
POSITIVE LOGIC ONLY
A’ = A SEL = A SEL
A
A
ORDERING INFORMATION
B’ = B SEL = B SEL
B
B
S = C (A’ B’ + A’ B’) +
Device
Package
Shipping
IN
IN
C
(A’ B’ + A’ B’)
C
= C A’ + C B’ + A’ B’
MC10H180L
CDIP–16
25 Units/Rail
OUT IN IN
DIP PIN ASSIGNMENT
MC10H180P
PDIP–16
PLCC–20
25 Units/Rail
46 Units/Rail
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
S1
S0
V
CC
MC10H180FN
S0
S1
COUT
C
IN
C
OUT
C
IN
A0
B0
A1
SEL
B1
A
SEL
V
EE
B
Pin assignment is for Dual–in–Line Package.
For PLCC pin assignment, see the Pin Conversion Tables on page 18
of the ON Semiconductor MECL Data Book (DL122/D).
Semiconductor Components Industries, LLC, 2000
1
Publication Order Number:
March, 2000 – Rev. 6
MC10H180/D