Datasheet > MC10EP016MNG

MC10EP016MNG

更新时间： 2024-11-28 01:15:59

品牌	Logo	应用领域
安森美 - ONSEMI		/
页数	文件大小	规格书
15页	195K
描述
ECL 8-Bit Synchronous Binary Up Counter

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MC10EP016MNG 数据手册

MC10EP016, MC100EP016

3.3V / 5VꢀECL 8-Bit

Synchronous Binary Up

Counter

Description

http://onsemi.com

MARKING

DIAGRAMS*

The MC10/100EP016 is a high-speed synchronous, presettable,

cascadeable 8-bit binary counter. Architecture and operation are the

same as the MC10E016 in the ECLinPS™ family.

The counter features internal feedback to TC gated by the TCLD

(Terminal Count Load) pin. When TCLD is LOW (or left open, in

which case it is pulled LOW by the internal pulldowns), the TC

feedback is disabled, and counting proceeds continuously, with TC

going LOW to indicate an all-one state. When TCLD is HIGH, the TC

feedback causes the counter to automatically reload upon TC = LOW,

thus functioning as a programmable counter. The Qn outputs do not

need to be terminated for the count function to operate properly. To

minimize noise and power, unused Q outputs should be left

unterminated.

MCxxx

EP016

AWLYYWWG

LQFP-32

FA SUFFIX

CASE 873A

COUT and COUT provide differential outputs from a single,

non-cascaded counter or divider application. COUT and COUT

should not be used in cascade configuration. Only TC should be used

for a counter or divider cascade chain output.

A differential clock input has also been added to improve

performance.

The 100 Series contains temperature compensation.

MCxxx

EP016

AWLYYWWG

QFN32

MN SUFFIX

CASE 488AM

Features

•ꢀ500 ps Typical Propagation Delay

xxx

= 10 or 100

•ꢀPECL Mode Operating Range: V = 3.0 V to 5.5 V

= Assembly Location

= Wafer Lot

= Year

with V = 0 V

•ꢀNECL Mode Operating Range: V = 0 V

= Work Week

with V = -3.0 V to -5.5 V

G or G = Pb-Free Package

•ꢀOpen Input Default State

•ꢀSafety Clamp on Inputs

•ꢀInternal TC Feedback (Gated)

•ꢀAddition of COUT and COUT

•ꢀ8-Bit

(Note: Microdot may be in either location)

*For additional marking information, refer to

Application Note AND8002/D.

•ꢀDifferential Clock Input

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 13 of this data sheet.

•ꢀV Output

•ꢀFully Synchronous Counting and TC Generation

•ꢀAsynchronous Master Reset

•ꢀPb-Free Packages are Available*

*For additional information on our Pb-Free strategy and soldering details, please

download the ON Semiconductor Soldering and Mounting Techniques

Reference Manual, SOLDERRM/D.

August, 2007 - Rev. 12

Publication Order Number:

MC10EP016/D

12 3 4 5 6 7...15

中文翻译

下载PDF

与MC10EP016MNG相关器件

型号	品牌	获取价格	描述	数据表
MC10EP016MNR4G	ONSEMI	获取价格	10E SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT UP BINARY COUNTER, PQCC32, 5 X 5 MM, 1 MM HE
MC10EP01D	ONSEMI	获取价格	3.3V / 5V ECL 4-Input OR/NOR
MC10EP01DG	ONSEMI	获取价格	3.3V / 5V ECL 4-Input OR/NOR
MC10EP01DR2	ONSEMI	获取价格	3.3V / 5V ECL 4-Input OR/NOR
MC10EP01DR2G	ONSEMI	获取价格	3.3V / 5V ECL 4−Input OR/NOR
MC10EP01DT	ONSEMI	获取价格	3.3V / 5V ECL 4-Input OR/NOR
MC10EP01DTG	ONSEMI	获取价格	3.3V / 5V ECL 4−Input OR/NOR
MC10EP01DTR2	ONSEMI	获取价格	3.3V / 5V ECL 4-Input OR/NOR
MC10EP01DTR2G	ONSEMI	获取价格	3.3V / 5V ECL 4−Input OR/NOR
MC10EP01MNR4	ONSEMI	获取价格	3.3V / 5V ECL 4−Input OR/NOR

与MC10EP016MNG相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

46
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

35
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

64
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

61

产品中心

服务支持

精选活动

关于我们

帮助中心

MC10EP016MNG

MC10EP016MNG 数据手册

与MC10EP016MNG相关器件

与MC10EP016MNG相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MC10EP016MNG

MC10EP016MNG 数据手册

与MC10EP016MNG相关器件

与MC10EP016MNG相关文章

您还可以找

您在本页遇到什么问题？