5秒后页面跳转
MC10EP05MNR4G PDF预览

MC10EP05MNR4G

更新时间: 2024-11-24 05:10:23
品牌 Logo 应用领域
安森美 - ONSEMI 栅极触发器逻辑集成电路光电二极管
页数 文件大小 规格书
11页 108K
描述
3.3V / 5V ECL 2−Input Differential AND/NAND

MC10EP05MNR4G 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:DFN
包装说明:HVSON, SOLCC8,.08,20针数:8
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.53Is Samacsys:N
其他特性:NECL MODE: VCC = 0V WITH VEE = -3V TO -5.5V系列:10E
JESD-30 代码:S-PDSO-N8JESD-609代码:e3
长度:2 mm逻辑集成电路类型:AND/NAND GATE
功能数量:1输入次数:2
端子数量:8最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:HVSON封装等效代码:SOLCC8,.08,20
封装形状:SQUARE封装形式:SMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:-5.2 V最大电源电流(ICC):29 mA
Prop。Delay @ Nom-Sup:0.32 ns传播延迟(tpd):0.27 ns
认证状态:Not Qualified施密特触发器:NO
座面最大高度:1 mm子类别:Gates
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:ECL温度等级:INDUSTRIAL
端子面层:MATTE TIN端子形式:NO LEAD
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:2 mm
Base Number Matches:1

MC10EP05MNR4G 数据手册

 浏览型号MC10EP05MNR4G的Datasheet PDF文件第2页浏览型号MC10EP05MNR4G的Datasheet PDF文件第3页浏览型号MC10EP05MNR4G的Datasheet PDF文件第4页浏览型号MC10EP05MNR4G的Datasheet PDF文件第5页浏览型号MC10EP05MNR4G的Datasheet PDF文件第6页浏览型号MC10EP05MNR4G的Datasheet PDF文件第7页 
MC10EP05, MC100EP05  
3.3V / 5VꢀECL 2−Input  
Differential AND/NAND  
Description  
The MC10/100EP05 is a 2−input differential AND/NAND gate.  
The device is functionally equivalent to the EL05 and LVEL05  
devices. With AC performance much faster than the LVEL05 device,  
the EP05 is ideal for applications requiring the fastest  
AC performance available.  
http://onsemi.com  
MARKING DIAGRAMS*  
The 100 Series contains temperature compensation.  
8
8
8
HEP05  
ALYWG  
G
KEP05  
ALYWG  
G
Features  
1
220 ps Typical Propagation Delay  
Maximum Frequency > 3 GHz Typical  
SOIC−8  
D SUFFIX  
CASE 751  
1
1
PECL Mode Operating Range: V = 3.0 V to 5.5 V  
CC  
with V = 0 V  
EE  
NECL Mode Operating Range: V = 0 V  
CC  
8
8
1
8
with V = −3.0 V to −5.5 V  
EE  
1
HP05  
KP05  
Open Input Default State  
Safety Clamp on Inputs  
Q Output Will Default LOW with Inputs Open or at V  
Pb−Free Packages are Available  
ALYWG  
ALYWG  
TSSOP−8  
DT SUFFIX  
CASE 948R  
G
G
1
EE  
1
4
1
4
DFN8  
MN SUFFIX  
CASE 506AA  
H
K
5I  
= MC10  
= MC100  
= MC10  
A
L
Y
W
G
= Assembly Location  
= Wafer Lot  
= Year  
= Work Week  
= Pb−Free Package  
2X = MC100  
= Date Code  
D
(Note: Microdot may be in either location)  
*For additional marking information, refer to  
Application Note AND8002/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 8 of this data sheet.  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
November, 2006 − Rev. 8  
MC10EP05/D  

与MC10EP05MNR4G相关器件

型号 品牌 获取价格 描述 数据表
MC10EP08 ONSEMI

获取价格

Differential 2-Input XOR/XNOR
MC10EP08D ONSEMI

获取价格

Differential 2-Input XOR/XNOR
MC10EP08D ROCHESTER

获取价格

10E SERIES, 2-INPUT XOR/XNOR GATE, PDSO8, SOIC-8
MC10EP08DG ONSEMI

获取价格

3.3 V / 5.0 V Differential 2-Input XOR/XNOR Gate, SOIC-8 Narrow Body, 98-TUBE
MC10EP08DR2 ONSEMI

获取价格

Differential 2-Input XOR/XNOR
MC10EP08DR2 ROCHESTER

获取价格

10E SERIES, 2-INPUT XOR/XNOR GATE, PDSO8, SOIC-8
MC10EP08DR2G ONSEMI

获取价格

3.3 V / 5.0 V Differential 2-Input XOR/XNOR Gate, SOIC-8 Narrow Body, 2500-REEL
MC10EP08DR2G ROCHESTER

获取价格

10E SERIES, 2-INPUT XOR/XNOR GATE, PDSO8, LEAD FREE, SOIC-8
MC10EP08DT ONSEMI

获取价格

Differential 2-Input XOR/XNOR
MC10EP08DTG ONSEMI

获取价格

3.3V / 5V ECL 2-Input Differential XOR/XNOR