5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 触发器/锁存器> MC10E431FN
MC10E431FN PDF预览

MC10E431FN

更新时间： 2024-11-05 03:58:31
品牌 Logo 应用领域
安森美 - ONSEMI 触发器锁存器逻辑集成电路
页数 文件大小 规格书
9页 134K
描述
5V ECL 3-Bit Differential Flip-Flop

阅读下载

中文翻译

获取价格

MC10E431FN 技术参数

是否Rohs认证：不符合生命周期：Obsolete
零件包装代码：QLCC包装说明：PLASTIC, LCC-28
针数：28Reach Compliance Code：not_compliant
HTS代码：8542.39.00.01风险等级：5.69
Is Samacsys：N其他特性：NECL MODE: VCC = 0V WITH VEE = -4.2V TO -5.7V
系列：10EJESD-30 代码：S-PQCC-J28
JESD-609代码：e0长度：11.505 mm
逻辑集成电路类型：D FLIP-FLOP最大频率@ Nom-Sup：1000000000 Hz
湿度敏感等级：1位数：1
功能数量：3端子数量：28
最高工作温度：85 °C最低工作温度：
输出特性：OPEN-EMITTER输出极性：COMPLEMENTARY
封装主体材料：PLASTIC/EPOXY封装代码：QCCJ
封装等效代码：LDCC28,.5SQ封装形状：SQUARE
封装形式：CHIP CARRIER峰值回流温度（摄氏度）：240
电源：-5.2 V最大电源电流（ICC）：132 mA
传播延迟（tpd）：0.85 ns认证状态：Not Qualified
座面最大高度：4.57 mm子类别：FF/Latches
最大供电电压 (Vsup)：5.7 V最小供电电压 (Vsup)：4.2 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：ECL温度等级：OTHER
端子面层：Tin/Lead (Sn/Pb)端子形式：J BEND
端子节距：1.27 mm端子位置：QUAD
处于峰值回流温度下的最长时间：30触发器类型：POSITIVE EDGE
宽度：11.505 mm最小 fmax：1100 MHz
Base Number Matches：1

MC10E431FN 数据手册

 浏览型号MC10E431FN的Datasheet PDF文件第2页浏览型号MC10E431FN的Datasheet PDF文件第3页浏览型号MC10E431FN的Datasheet PDF文件第4页浏览型号MC10E431FN的Datasheet PDF文件第5页浏览型号MC10E431FN的Datasheet PDF文件第6页浏览型号MC10E431FN的Datasheet PDF文件第7页 
MC10E431, MC100E431  
5VꢀECL 3-Bit Differential  
Flip-Flop  
Description  
The MC10E/100E431 is a 3-bit flip-flop with differential clock,  
data input and data output.  
http://onsemi.com  
The asynchronous Set and Reset controls are edge-triggered rather  
than level controlled. This allows the user to rapidly set or reset the  
flip-flop and then continue clocking at the next clock edge, without the  
necessity of de-asserting the set/reset signal (as would be the case with  
a level controlled set/reset).  
PLCC−28  
FN SUFFIX  
CASE 776  
The E431 is also designed with larger internal swings, an approach  
intended to minimize the time spent crossing the threshold region and  
thus reduce the metastability susceptibility window.  
MARKING DIAGRAM*  
The differential input structures are clamped so that the inputs of  
unused registers can be left open without upsetting the bias network of  
the device. The clamping action will assert the D and the CLK sides of  
the inputs. Because of the edge triggered flip-flop nature of the device  
simultaneously opening both the clock and data inputs will result in an  
output which reaches an unidentified but valid state. Note that the  
1 28  
MCxxxE431FNG  
AWLYYWW  
input clamps only operate when both inputs fall to 2.5 V below V  
.
CC  
The V pin, an internally generated voltage supply, is available to  
this device only. For single-ended input conditions, the unused  
BB  
xxx  
A
WL  
YY  
WW  
G
= 10 or 100  
= Assembly Location  
= Wafer Lot  
= Year  
= Work Week  
= Pb−Free Package  
differential input is connected to V as a switching reference voltage.  
BB  
V
may also rebias AC coupled inputs. When used, decouple V  
BB  
BB  
and V via a 0.01 mF capacitor and limit current sourcing or sinking  
CC  
to 0.5 mA. When not used, V should be left open.  
BB  
The 100 Series contains temperature compensation.  
*For additional marking information, refer to  
Application Note AND8002/D.  
Features  
• Edge-Triggered Asynchronous Set and Reset  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 7 of this data sheet.  
• Differential D, CLK and Q; V Reference Available  
BB  
• 1100 MHz Min. Toggle Frequency  
• PECL Mode Operating Range: V = 4.2 V to 5.7 V  
CC  
with V = 0 V  
EE  
• NECL Mode Operating Range: V = 0 V  
• Moisture Sensitivity Level: Pb = 1; Pb−Free = 3  
For Additional Information, see Application Note  
AND8003/D  
• Flammability Rating: UL 94 V−0 @ 0.125 in,  
Oxygen Index: 28 to 34  
CC  
with V = −4.2 V to −5.7 V  
EE  
• Internal Input 50 kW Pulldown Resistors  
• ESD Protection: Human Body Model; > 2 kV,  
Machine Model; > 200 V  
• Transistor Count = 348 devices  
• Pb−Free Packages are Available*  
Charged Device Model; > 2 kV  
• Meets or Exceeds JEDEC Spec EIA/JESD78 IC  
Latchup Test  
*For additional information on our Pb−Free strategy and soldering details, please  
download the ON Semiconductor Soldering and Mounting Techniques  
Reference Manual, SOLDERRM/D.  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
November, 2006 − Rev. 10  
MC10E431/D  
1234567...9

中文翻译

下载PDF

MC10E431FN 替代型号

型号 品牌 替代类型 描述 数据表
MC10EP31DG ONSEMI

功能相似

 3.3V / 5V ECL D Flip−Flop with Set and Reset
MC10E131FNG ONSEMI

功能相似

 5V ECL 4-Bit D Flip-Flop
MC10EP451FAG ONSEMI

功能相似

 3.3V / 5VECL 6-Bit Differential Register with Master Reset

与MC10E431FN相关器件

型号 品牌 获取价格 描述 数据表
MC10E431FNG ONSEMI

获取价格

 		5V ECL 3-Bit Differential Flip-Flop
MC10E431FNR2 ONSEMI

获取价格

 		3-BIT DIFFERENTIAL FLIP-FLOP
MC10E431FNR2G ONSEMI

获取价格

 		5V ECL 3-Bit Differential Flip-Flop
MC10E445 ONSEMI

获取价格

 		4-BIT SERIAL/ PARALLEL CONVERTER
MC10E445_06 ONSEMI

获取价格

 		5V ECL 4-Bit Serial/Parallel Converter
MC10E445FN ONSEMI

获取价格

 		5V ECL 4-Bit Serial/Parallel Converter
MC10E445FN MOTOROLA

获取价格

 		4-BIT SERIAL/ PARALLEL CONVERTER
MC10E445FNG ONSEMI

获取价格

 		5V ECL 4-Bit Serial/Parallel Converter
MC10E445FNR2 ONSEMI

获取价格

 		5V ECL 4-Bit Serial/Parallel Converter
MC10E445FNR2G ONSEMI

获取价格

 		5V ECL 4-Bit Serial/Parallel Converter

与MC10E431FN相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证