5秒后页面跳转
MC10E451 PDF预览

MC10E451

更新时间: 2024-09-15 22:58:07
品牌 Logo 应用领域
安森美 - ONSEMI 时钟
页数 文件大小 规格书
4页 116K
描述
6-BIT D REGISTER DIFFERENTIAL DATA AND CLOCK

MC10E451 数据手册

 浏览型号MC10E451的Datasheet PDF文件第2页浏览型号MC10E451的Datasheet PDF文件第3页浏览型号MC10E451的Datasheet PDF文件第4页 
SEMICONDUCTOR TECHNICAL DATA  
The MC10E/100E451 contains six D-type flip-flops with single-ended  
outputs and differential data inputs. The common clock input is also  
differential. The registers are triggered by a positive transition of the  
positive clock (CLK) input.  
A HIGH on the Master Reset (MR) input resets all Q outputs to LOW.  
6-BIT D REGISTER  
DIFFERENTIAL  
DATA AND CLOCK  
The V  
output is intended for use as a reference voltage for  
BB  
single-ended reception of ECL signals to that device only. When using for  
this purpose, it is recommended that V  
0.01µF capacitor.  
is decoupled to V via a  
BB  
CC  
The differential input structures are clamped so that the inputs of  
unused registers can be left open without upsetting the bias network of  
the device. The clamping action will assert the D and the CLK sides of the  
inputs. Because of the edge triggered flip-flop nature of the device  
simultaneously opening both the clock and data inputs will result in an  
output which reaches an unidentified but valid state. Note that the input  
clamps only operate when both inputs fall to 2.5V below V  
.
CC  
Differential Inputs: Data and Clock  
V  
Output  
BB  
FN SUFFIX  
PLASTIC PACKAGE  
CASE 776-02  
1100MHz Min. Toggle Frequency  
Asynchronous Master Reset  
Extended 100E V  
Range of – 4.2V to – 5.46V  
75kInput Pulldown Resistors  
EE  
D
D
D
D
D
D
V
5
5
4
4
3
3
CCO  
LOGIC DIAGRAM  
25  
24  
23  
22  
21  
20  
19  
18  
CLK  
Q
Q
V
26  
D
D
5
0
0
Q
Q
Q
Q
D
R
0
1
2
3
17  
16  
V
27  
28  
BB  
4
D
D
CLK  
1
1
CC  
D
R
Pinout: 28-Lead PLCC  
15  
14  
13  
1
V
Q
EE  
3
(Top View)  
D
D
2
2
MR  
NC  
2
3
4
V
D
R
CCO  
Q
2
1
D
D
3
3
D
R
D
0
12  
Q
5
6
7
8
9
10  
11  
D
D
4
4
Q
D
R
D
0
D
D
D
D
V
Q
0
4
5
1
1
2
2
CCO  
* All V  
and V  
CCO  
pins are tied together on the die.  
CC  
PIN NAMES  
D
D
5
5
Pin  
Function  
Q
D
R
D
D
– D  
– D  
+Data Input  
– Data Input  
0
0
5
5
CLK  
CLK  
CLK  
CLK  
MR  
+Clock Input  
– Clock Input  
Master Reset Input  
MR  
V
BB  
– Q  
V
Output  
BB  
Data Outputs  
Q
0
5
V
BB  
12/93  
Motorola, Inc. 1996  
REV 2  

与MC10E451相关器件

型号 品牌 获取价格 描述 数据表
MC10E451_06 ONSEMI

获取价格

5V ECL 6−Bit D Register Differential Data and Clock
MC10E451FN ONSEMI

获取价格

5V ECL 6−Bit D Register Differential Data and Clock
MC10E451FN MOTOROLA

获取价格

6-BIT D REGISTER DIFFERENTIAL DATA AND CLOCK
MC10E451FNG ONSEMI

获取价格

5V ECL 6−Bit D Register Differential Data and Clock
MC10E451FNR2 ONSEMI

获取价格

5V ECL 6−Bit D Register Differential Data and Clock
MC10E451FNR2G ONSEMI

获取价格

5V ECL 6−Bit D Register Differential Data and Clock
MC10E452 ONSEMI

获取价格

5-BIT DIFFERENTIAL REGISTER
MC10E452_06 ONSEMI

获取价格

5V ECL 5-Bit Differential Register
MC10E452FN ONSEMI

获取价格

5V ECL 5-Bit Differential Register
MC10E452FN MOTOROLA

获取价格

5-BIT DIFFERENTIAL REGISTER