5秒后页面跳转
MC10E241FN PDF预览

MC10E241FN

更新时间: 2024-10-30 22:58:07
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 移位寄存器触发器逻辑集成电路
页数 文件大小 规格书
4页 111K
描述
8-BIT SCANNABLE REGISTER

MC10E241FN 技术参数

生命周期:Transferred零件包装代码:QLCC
包装说明:QCCJ, LDCC28,.5SQ针数:28
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.22Is Samacsys:N
其他特性:HOLD MODE计数方向:RIGHT
系列:10EJESD-30 代码:S-PQCC-J28
JESD-609代码:e0长度:11.5062 mm
逻辑集成电路类型:PARALLEL IN PARALLEL OUT最大频率@ Nom-Sup:700000000 Hz
位数:8功能数量:1
端子数量:28最高工作温度:85 °C
最低工作温度:输出特性:OPEN-EMITTER
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装等效代码:LDCC28,.5SQ
封装形状:SQUARE封装形式:CHIP CARRIER
电源:-5.2 V最大电源电流(ICC):150 mA
传播延迟(tpd):0.975 ns认证状态:Not Qualified
座面最大高度:4.57 mm子类别:Shift Registers
表面贴装:YES技术:ECL
温度等级:OTHER端子面层:Tin/Lead (Sn/Pb)
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD触发器类型:POSITIVE EDGE
宽度:11.5062 mm最小 fmax:700 MHz
Base Number Matches:1

MC10E241FN 数据手册

 浏览型号MC10E241FN的Datasheet PDF文件第2页浏览型号MC10E241FN的Datasheet PDF文件第3页浏览型号MC10E241FN的Datasheet PDF文件第4页 
SEMICONDUCTOR TECHNICAL DATA  
The MC10E/100E241 is an 8-bit shiftable register. Unlike a standard  
universal shift register such as the E141, the E241 features internal data  
feedback organized so that the SHIFT control overrides the HOLD/LOAD  
control. This enables the normal operations of HOLD and LOAD to be  
toggled with a single control line without the need for external gating. It  
also enables switching to scan mode with the single SHIFT control line.  
The eight inputs D – D accept parallel input data, while S-IN accepts  
0
7
8-BIT SCANNABLE  
REGISTER  
serial input data when in shift mode. Data is accepted a set-up time  
before the positive-going edge of CLK; shifting is also accomplished on  
the positive clock edge. A HIGH on the Master Reset pin (MR)  
asynchronously resets all the registers to zero.  
SHIFT overrides HOLD/LOAD Control  
1000ps Max. CLK to Q  
Asynchronous Master Reset  
Pin-Compatible with E141  
Extended 100E V  
Range of – 4.2V to – 5.46V  
75kInput Pulldown Resistors  
EE  
FN SUFFIX  
PLASTIC PACKAGE  
CASE 776-02  
Pinout: 28-Lead PLCC (Top View)  
SEL0  
NC  
D
D
D
V
Q
7
7
6
5
CCO  
25  
24  
23  
22  
21  
20  
19  
SEL1  
CLK  
MR  
26  
27  
28  
1
18  
17  
16  
15  
14  
13  
12  
Q
Q
V
6
5
LOGIC DIAGRAM  
CC  
V
NC  
EE  
S-IN  
S-IN  
2
V
CCO  
D
Q
R
Q
Q
0
D
0
D
0
3
Q
4
3
D
4
Q
1
5
6
7
8
9
10  
11  
D
Q
R
– Q  
6
1
D
D
D
V
Q
Q
Q
2
2
3
4
CCO  
0
1
D
– D  
6
1
* All V  
and V  
pins are tied together on the die.  
CC  
CCO  
BITS 1–6  
PIN NAMES  
Pin  
Function  
D
Q
R
Q
7
D
– D  
Parallel Date Inputs  
Serial Data Inputs  
SHIFT Control  
HOLD/LOAD Control  
Clock  
0
7
S-IN  
SEL0  
SEL1  
CLK  
MR  
D
7
HOLD/LOAD  
SHIFT  
Master Reset  
CLK  
Q
– Q  
Data Outputs  
0
7
MR  
7/96  
REV 3  
Motorola, Inc. 1996  

与MC10E241FN相关器件

型号 品牌 获取价格 描述 数据表
MC10E241FNR2 MOTOROLA

获取价格

Parallel In Parallel Out, 10E Series, 8-Bit, Right Direction, True Output, ECL, PQCC28, PL
MC10E256 ONSEMI

获取价格

3-BIT 4:1 MUX-LATCH
MC10E256FN MOTOROLA

获取价格

3-BIT 4:1 MUX-LATCH
MC10E256FNR2 MOTOROLA

获取价格

10E SERIES, LOW LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, PQCC28, PLASTIC, LCC-28
MC10E256FNR2 ONSEMI

获取价格

10E SERIES, LOW LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, PQCC28, PLASTIC, LCC-28
MC10E336 ONSEMI

获取价格

3-BIT REGISTERED BUS TRANSCEIVER
MC10E336FN MOTOROLA

获取价格

3-BIT REGISTERED BUS TRANSCEIVER
MC10E336FN ONSEMI

获取价格

10E SERIES, 3-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PQCC28, PLASTIC, LCC-28
MC10E336FNR2 MOTOROLA

获取价格

10E SERIES, 3-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PQCC28, PLASTIC, LCC-28
MC10E336FNR2 ONSEMI

获取价格

10E SERIES, 3-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PQCC28, PLASTIC, LCC-28