5秒后页面跳转
MC10E337 PDF预览

MC10E337

更新时间: 2024-10-30 22:34:11
品牌 Logo 应用领域
安森美 - ONSEMI 总线收发器
页数 文件大小 规格书
5页 120K
描述
3-BIT SCANNABLE REGISTERED BUS TRANSCEIVER

MC10E337 数据手册

 浏览型号MC10E337的Datasheet PDF文件第2页浏览型号MC10E337的Datasheet PDF文件第3页浏览型号MC10E337的Datasheet PDF文件第4页浏览型号MC10E337的Datasheet PDF文件第5页 
SEMICONDUCTOR TECHNICAL DATA  
The MC10E/100E337 is a 3-bit registered bus transceiver with scan.  
The bus outputs (BUS0–BUS2) are specified for driving a 25bus; the  
receive outputs (Q0 – Q2) are specified for 50. The bus outputs feature  
a normal HIGH level (V  
) and a cutoff LOW level — when LOW, the  
OH  
outputs go to – 2.0V and the output emitter-follower is “off”, presenting a  
high impedance to the bus. The bus outputs also feature edge slow-down  
capacitors.  
3-BIT SCANNABLE  
REGISTERED  
BUS TRANSCEIVER  
Scannable Version of E336  
25Cutoff Bus Outputs  
50Receiver Outputs  
Scannable Registers  
Sync. and Async. Bus Enables  
Non-inverting Data Path  
1500ps Max. Clock to Bus (Data Transmit)  
1000ps Max. Clock to Q (Data Receive)  
Bus Outputs Feature Internal Edge Slow-Down Capacitors  
Additional Package Ground Pins  
FN SUFFIX  
PLASTIC PACKAGE  
CASE 776-02  
Extended 100E V  
Range of – 4.2V to – 5.46V  
75kInput Pulldown Resistors  
EE  
Both drive and receive sides feature the same logic, including a loopback path to hold data. The HOLD/LOAD function is  
controlled by Transmit Enable (TEN) and Receive Enable (REN) on the transmit and receive sides respectively, with a HIGH  
selecting LOAD. Note that the implementation of the E337 Receive Enable differs from that of the E336.  
A synchronous bus enable (SBUSEN) is provided for normal, non-scan operation. The asynchronous bus disable (ABUSDIS)  
disables the bus immediately for scan mode.  
The SYNCEN input is provided for flexibility when re-enabling the bus after disabling with ABUSDIS, allowing either  
synchronous or asynchronous re-enabling. An alternative use is asynchronous-only operation with ABUSDIS, in which case  
SYNCEN is tied LOW, or left open. SYNCEN is implemented as an overriding SET control (active-LOW) to the enable flip-flop.  
Scan mode is selected by a HIGH at the SCAN input. Scan input data is shifted in through S_IN and output data appears at the  
Q2 output.  
All registers are clocked on the positive transition of CLK. Additional lead-frame grounding is provided through the Ground pins  
(GND) which should be connected to 0V. The GND pins are not electrically connected to the chip.  
PIN NAMES  
Pin  
Function  
A
0
B
0
– A  
– B  
Data Inputs A  
Data Inputs B  
2
2
S-IN  
Serial (Scan) Data Input  
HOLD/LOAD Controls  
Scan Control  
TEN, REN  
SCAN  
ABUSDIS  
SBUSEN  
SYNCEN  
CLK  
Asynchronous Bus Disable  
Synchronous Bus Enable  
Synchronous Enable Control  
Clock  
BUS0 – BUS2  
25Cutoff Bus Outputs  
Q
– Q  
Receive Data Outputs (Q2 serves as SCAN_OUT in scan mode)  
0
2
12/93  
Motorola, Inc. 1996  
REV 2  

与MC10E337相关器件

型号 品牌 获取价格 描述 数据表
MC10E337FN MOTOROLA

获取价格

3-BIT SCANNABLE REGISTERED BUS TRANSCEIVER
MC10E337FNR2 MOTOROLA

获取价格

Registered Bus Transceiver, 10E Series, 1-Func, 3-Bit, True Output, ECL, PQCC28, PLASTIC,
MC10E404 ONSEMI

获取价格

QUAD DIFFERENTIAL AND/NAND
MC10E404_06 ONSEMI

获取价格

5 V ECL Quad Differential AND/NAND
MC10E404FN MOTOROLA

获取价格

QUAD DIFFERENTIAL AND/NAND
MC10E404FN ONSEMI

获取价格

5 V ECL Quad Differential AND/NAND
MC10E404FNG ONSEMI

获取价格

5 V ECL Quad Differential AND/NAND
MC10E404FNR2 ONSEMI

获取价格

QUAD DIFFERENTIAL AND/NAND
MC10E404FNR2G ONSEMI

获取价格

5 V ECL Quad Differential AND/NAND
MC10E411 ONSEMI

获取价格

1:9 DIFFERENTIAL ECL/PECL RAMBUS CLOCK BUFFER